|
@@ -541,18 +541,33 @@ static int sunxi_pinctrl_irq_request_resources(struct irq_data *d)
|
|
|
{
|
|
{
|
|
|
struct sunxi_pinctrl *pctl = irq_data_get_irq_chip_data(d);
|
|
struct sunxi_pinctrl *pctl = irq_data_get_irq_chip_data(d);
|
|
|
struct sunxi_desc_function *func;
|
|
struct sunxi_desc_function *func;
|
|
|
|
|
+ int ret;
|
|
|
|
|
|
|
|
func = sunxi_pinctrl_desc_find_function_by_pin(pctl,
|
|
func = sunxi_pinctrl_desc_find_function_by_pin(pctl,
|
|
|
pctl->irq_array[d->hwirq], "irq");
|
|
pctl->irq_array[d->hwirq], "irq");
|
|
|
if (!func)
|
|
if (!func)
|
|
|
return -EINVAL;
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
|
|
+ ret = gpio_lock_as_irq(pctl->chip, pctl->irq_array[d->hwirq]);
|
|
|
|
|
+ if (ret) {
|
|
|
|
|
+ dev_err(pctl->dev, "unable to lock HW IRQ %lu for IRQ\n",
|
|
|
|
|
+ irqd_to_hwirq(d));
|
|
|
|
|
+ return ret;
|
|
|
|
|
+ }
|
|
|
|
|
+
|
|
|
/* Change muxing to INT mode */
|
|
/* Change muxing to INT mode */
|
|
|
sunxi_pmx_set(pctl->pctl_dev, pctl->irq_array[d->hwirq], func->muxval);
|
|
sunxi_pmx_set(pctl->pctl_dev, pctl->irq_array[d->hwirq], func->muxval);
|
|
|
|
|
|
|
|
return 0;
|
|
return 0;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
|
|
+static void sunxi_pinctrl_irq_release_resources(struct irq_data *d)
|
|
|
|
|
+{
|
|
|
|
|
+ struct sunxi_pinctrl *pctl = irq_data_get_irq_chip_data(d);
|
|
|
|
|
+
|
|
|
|
|
+ gpio_unlock_as_irq(pctl->chip, pctl->irq_array[d->hwirq]);
|
|
|
|
|
+}
|
|
|
|
|
+
|
|
|
static int sunxi_pinctrl_irq_set_type(struct irq_data *d, unsigned int type)
|
|
static int sunxi_pinctrl_irq_set_type(struct irq_data *d, unsigned int type)
|
|
|
{
|
|
{
|
|
|
struct sunxi_pinctrl *pctl = irq_data_get_irq_chip_data(d);
|
|
struct sunxi_pinctrl *pctl = irq_data_get_irq_chip_data(d);
|
|
@@ -657,6 +672,7 @@ static struct irq_chip sunxi_pinctrl_edge_irq_chip = {
|
|
|
.irq_mask = sunxi_pinctrl_irq_mask,
|
|
.irq_mask = sunxi_pinctrl_irq_mask,
|
|
|
.irq_unmask = sunxi_pinctrl_irq_unmask,
|
|
.irq_unmask = sunxi_pinctrl_irq_unmask,
|
|
|
.irq_request_resources = sunxi_pinctrl_irq_request_resources,
|
|
.irq_request_resources = sunxi_pinctrl_irq_request_resources,
|
|
|
|
|
+ .irq_release_resources = sunxi_pinctrl_irq_release_resources,
|
|
|
.irq_set_type = sunxi_pinctrl_irq_set_type,
|
|
.irq_set_type = sunxi_pinctrl_irq_set_type,
|
|
|
.flags = IRQCHIP_SKIP_SET_WAKE,
|
|
.flags = IRQCHIP_SKIP_SET_WAKE,
|
|
|
};
|
|
};
|
|
@@ -670,6 +686,7 @@ static struct irq_chip sunxi_pinctrl_level_irq_chip = {
|
|
|
.irq_enable = sunxi_pinctrl_irq_ack_unmask,
|
|
.irq_enable = sunxi_pinctrl_irq_ack_unmask,
|
|
|
.irq_disable = sunxi_pinctrl_irq_mask,
|
|
.irq_disable = sunxi_pinctrl_irq_mask,
|
|
|
.irq_request_resources = sunxi_pinctrl_irq_request_resources,
|
|
.irq_request_resources = sunxi_pinctrl_irq_request_resources,
|
|
|
|
|
+ .irq_release_resources = sunxi_pinctrl_irq_release_resources,
|
|
|
.irq_set_type = sunxi_pinctrl_irq_set_type,
|
|
.irq_set_type = sunxi_pinctrl_irq_set_type,
|
|
|
.flags = IRQCHIP_SKIP_SET_WAKE | IRQCHIP_EOI_THREADED |
|
|
.flags = IRQCHIP_SKIP_SET_WAKE | IRQCHIP_EOI_THREADED |
|
|
|
IRQCHIP_EOI_IF_HANDLED,
|
|
IRQCHIP_EOI_IF_HANDLED,
|