|
@@ -63,8 +63,8 @@
|
|
|
#define TSE_PCS_SGMII_LINK_TIMER_0 0x0D40
|
|
|
#define TSE_PCS_SGMII_LINK_TIMER_1 0x0003
|
|
|
#define TSE_PCS_SW_RESET_TIMEOUT 100
|
|
|
-#define TSE_PCS_USE_SGMII_AN_MASK BIT(2)
|
|
|
-#define TSE_PCS_USE_SGMII_ENA BIT(1)
|
|
|
+#define TSE_PCS_USE_SGMII_AN_MASK BIT(1)
|
|
|
+#define TSE_PCS_USE_SGMII_ENA BIT(0)
|
|
|
|
|
|
#define SGMII_ADAPTER_CTRL_REG 0x00
|
|
|
#define SGMII_ADAPTER_DISABLE 0x0001
|