|
@@ -1815,6 +1815,7 @@ skip_pio:
|
|
|
|
|
|
/* Determine queue resources */
|
|
|
ha->max_req_queues = ha->max_rsp_queues = 1;
|
|
|
+ ha->msix_count = QLA_BASE_VECTORS;
|
|
|
if (!ql2xmqsupport || (!IS_QLA25XX(ha) && !IS_QLA81XX(ha)))
|
|
|
goto mqiobase_exit;
|
|
|
|
|
@@ -1842,9 +1843,8 @@ skip_pio:
|
|
|
"BAR 3 not enabled.\n");
|
|
|
|
|
|
mqiobase_exit:
|
|
|
- ha->msix_count = ha->max_rsp_queues + 1;
|
|
|
ql_dbg_pci(ql_dbg_init, ha->pdev, 0x001c,
|
|
|
- "MSIX Count:%d.\n", ha->msix_count);
|
|
|
+ "MSIX Count: %d.\n", ha->msix_count);
|
|
|
return (0);
|
|
|
|
|
|
iospace_error_exit:
|
|
@@ -1892,6 +1892,7 @@ qla83xx_iospace_config(struct qla_hw_data *ha)
|
|
|
/* 83XX 26XX always use MQ type access for queues
|
|
|
* - mbar 2, a.k.a region 4 */
|
|
|
ha->max_req_queues = ha->max_rsp_queues = 1;
|
|
|
+ ha->msix_count = QLA_BASE_VECTORS;
|
|
|
ha->mqiobase = ioremap(pci_resource_start(ha->pdev, 4),
|
|
|
pci_resource_len(ha->pdev, 4));
|
|
|
|
|
@@ -1934,14 +1935,8 @@ qla83xx_iospace_config(struct qla_hw_data *ha)
|
|
|
"BAR 1 not enabled.\n");
|
|
|
|
|
|
mqiobase_exit:
|
|
|
- ha->msix_count = ha->max_rsp_queues + 1;
|
|
|
- if (QLA_TGT_MODE_ENABLED())
|
|
|
- ha->msix_count++;
|
|
|
-
|
|
|
- qlt_83xx_iospace_config(ha);
|
|
|
-
|
|
|
ql_dbg_pci(ql_dbg_init, ha->pdev, 0x011f,
|
|
|
- "MSIX Count:%d.\n", ha->msix_count);
|
|
|
+ "MSIX Count: %d.\n", ha->msix_count);
|
|
|
return 0;
|
|
|
|
|
|
iospace_error_exit:
|