|
@@ -630,6 +630,27 @@ static struct samsung_pll_rate_table epll_24mhz_tbl[] __initdata = {
|
|
|
{ },
|
|
|
};
|
|
|
|
|
|
+static struct samsung_pll_rate_table apll_24mhz_tbl[] __initdata = {
|
|
|
+ /* sorted in descending order */
|
|
|
+ /* PLL_35XX_RATE(rate, m, p, s) */
|
|
|
+ PLL_35XX_RATE(1700000000, 425, 6, 0),
|
|
|
+ PLL_35XX_RATE(1600000000, 200, 3, 0),
|
|
|
+ PLL_35XX_RATE(1500000000, 250, 4, 0),
|
|
|
+ PLL_35XX_RATE(1400000000, 175, 3, 0),
|
|
|
+ PLL_35XX_RATE(1300000000, 325, 6, 0),
|
|
|
+ PLL_35XX_RATE(1200000000, 200, 4, 0),
|
|
|
+ PLL_35XX_RATE(1100000000, 275, 6, 0),
|
|
|
+ PLL_35XX_RATE(1000000000, 125, 3, 0),
|
|
|
+ PLL_35XX_RATE(900000000, 150, 4, 0),
|
|
|
+ PLL_35XX_RATE(800000000, 100, 3, 0),
|
|
|
+ PLL_35XX_RATE(700000000, 175, 3, 1),
|
|
|
+ PLL_35XX_RATE(600000000, 200, 4, 1),
|
|
|
+ PLL_35XX_RATE(500000000, 125, 3, 1),
|
|
|
+ PLL_35XX_RATE(400000000, 100, 3, 1),
|
|
|
+ PLL_35XX_RATE(300000000, 200, 4, 2),
|
|
|
+ PLL_35XX_RATE(200000000, 100, 3, 2),
|
|
|
+};
|
|
|
+
|
|
|
static struct samsung_pll_clock exynos5250_plls[nr_plls] __initdata = {
|
|
|
[apll] = PLL_A(pll_35xx, fout_apll, "fout_apll", "fin_pll", APLL_LOCK,
|
|
|
APLL_CON0, "fout_apll", NULL),
|
|
@@ -674,8 +695,10 @@ static void __init exynos5250_clk_init(struct device_node *np)
|
|
|
samsung_clk_register_mux(exynos5250_pll_pmux_clks,
|
|
|
ARRAY_SIZE(exynos5250_pll_pmux_clks));
|
|
|
|
|
|
- if (_get_rate("fin_pll") == 24 * MHZ)
|
|
|
+ if (_get_rate("fin_pll") == 24 * MHZ) {
|
|
|
exynos5250_plls[epll].rate_table = epll_24mhz_tbl;
|
|
|
+ exynos5250_plls[apll].rate_table = apll_24mhz_tbl;
|
|
|
+ }
|
|
|
|
|
|
if (_get_rate("mout_vpllsrc") == 24 * MHZ)
|
|
|
exynos5250_plls[vpll].rate_table = vpll_24mhz_tbl;
|