|
@@ -147,7 +147,7 @@
|
|
|
|
|
|
/* Global Configuration Register */
|
|
/* Global Configuration Register */
|
|
#define DWC3_GCTL_PWRDNSCALE(n) (n << 19)
|
|
#define DWC3_GCTL_PWRDNSCALE(n) (n << 19)
|
|
-#define DWC3_GCTL_U2RSTECN 16
|
|
|
|
|
|
+#define DWC3_GCTL_U2RSTECN (1 << 16)
|
|
#define DWC3_GCTL_RAMCLKSEL(x) ((x & DWC3_GCTL_CLK_MASK) << 6)
|
|
#define DWC3_GCTL_RAMCLKSEL(x) ((x & DWC3_GCTL_CLK_MASK) << 6)
|
|
#define DWC3_GCTL_CLK_BUS (0)
|
|
#define DWC3_GCTL_CLK_BUS (0)
|
|
#define DWC3_GCTL_CLK_PIPE (1)
|
|
#define DWC3_GCTL_CLK_PIPE (1)
|