|
@@ -984,29 +984,29 @@
|
|
|
#define XP_ECC_CNT1_DESC_DED_WIDTH 8
|
|
|
#define XP_ECC_CNT1_DESC_SEC_INDEX 0
|
|
|
#define XP_ECC_CNT1_DESC_SEC_WIDTH 8
|
|
|
-#define XP_ECC_IER_DESC_DED_INDEX 0
|
|
|
+#define XP_ECC_IER_DESC_DED_INDEX 5
|
|
|
#define XP_ECC_IER_DESC_DED_WIDTH 1
|
|
|
-#define XP_ECC_IER_DESC_SEC_INDEX 1
|
|
|
+#define XP_ECC_IER_DESC_SEC_INDEX 4
|
|
|
#define XP_ECC_IER_DESC_SEC_WIDTH 1
|
|
|
-#define XP_ECC_IER_RX_DED_INDEX 2
|
|
|
+#define XP_ECC_IER_RX_DED_INDEX 3
|
|
|
#define XP_ECC_IER_RX_DED_WIDTH 1
|
|
|
-#define XP_ECC_IER_RX_SEC_INDEX 3
|
|
|
+#define XP_ECC_IER_RX_SEC_INDEX 2
|
|
|
#define XP_ECC_IER_RX_SEC_WIDTH 1
|
|
|
-#define XP_ECC_IER_TX_DED_INDEX 4
|
|
|
+#define XP_ECC_IER_TX_DED_INDEX 1
|
|
|
#define XP_ECC_IER_TX_DED_WIDTH 1
|
|
|
-#define XP_ECC_IER_TX_SEC_INDEX 5
|
|
|
+#define XP_ECC_IER_TX_SEC_INDEX 0
|
|
|
#define XP_ECC_IER_TX_SEC_WIDTH 1
|
|
|
-#define XP_ECC_ISR_DESC_DED_INDEX 0
|
|
|
+#define XP_ECC_ISR_DESC_DED_INDEX 5
|
|
|
#define XP_ECC_ISR_DESC_DED_WIDTH 1
|
|
|
-#define XP_ECC_ISR_DESC_SEC_INDEX 1
|
|
|
+#define XP_ECC_ISR_DESC_SEC_INDEX 4
|
|
|
#define XP_ECC_ISR_DESC_SEC_WIDTH 1
|
|
|
-#define XP_ECC_ISR_RX_DED_INDEX 2
|
|
|
+#define XP_ECC_ISR_RX_DED_INDEX 3
|
|
|
#define XP_ECC_ISR_RX_DED_WIDTH 1
|
|
|
-#define XP_ECC_ISR_RX_SEC_INDEX 3
|
|
|
+#define XP_ECC_ISR_RX_SEC_INDEX 2
|
|
|
#define XP_ECC_ISR_RX_SEC_WIDTH 1
|
|
|
-#define XP_ECC_ISR_TX_DED_INDEX 4
|
|
|
+#define XP_ECC_ISR_TX_DED_INDEX 1
|
|
|
#define XP_ECC_ISR_TX_DED_WIDTH 1
|
|
|
-#define XP_ECC_ISR_TX_SEC_INDEX 5
|
|
|
+#define XP_ECC_ISR_TX_SEC_INDEX 0
|
|
|
#define XP_ECC_ISR_TX_SEC_WIDTH 1
|
|
|
#define XP_I2C_MUTEX_BUSY_INDEX 31
|
|
|
#define XP_I2C_MUTEX_BUSY_WIDTH 1
|