|
@@ -22,9 +22,9 @@ static const struct msm_dsi_config apq8064_dsi_cfg = {
|
|
|
.reg_cfg = {
|
|
|
.num = 3,
|
|
|
.regs = {
|
|
|
- {"vdda", 1200000, 1200000, 100000, 100},
|
|
|
- {"avdd", 3000000, 3000000, 110000, 100},
|
|
|
- {"vddio", 1800000, 1800000, 100000, 100},
|
|
|
+ {"vdda", 100000, 100}, /* 1.2 V */
|
|
|
+ {"avdd", 10000, 100}, /* 3.0 V */
|
|
|
+ {"vddio", 100000, 100}, /* 1.8 V */
|
|
|
},
|
|
|
},
|
|
|
.bus_clk_names = dsi_v2_bus_clk_names,
|
|
@@ -40,10 +40,10 @@ static const struct msm_dsi_config msm8974_apq8084_dsi_cfg = {
|
|
|
.reg_cfg = {
|
|
|
.num = 4,
|
|
|
.regs = {
|
|
|
- {"gdsc", -1, -1, -1, -1},
|
|
|
- {"vdd", 3000000, 3000000, 150000, 100},
|
|
|
- {"vdda", 1200000, 1200000, 100000, 100},
|
|
|
- {"vddio", 1800000, 1800000, 100000, 100},
|
|
|
+ {"gdsc", -1, -1},
|
|
|
+ {"vdd", 150000, 100}, /* 3.0 V */
|
|
|
+ {"vdda", 100000, 100}, /* 1.2 V */
|
|
|
+ {"vddio", 100000, 100}, /* 1.8 V */
|
|
|
},
|
|
|
},
|
|
|
.bus_clk_names = dsi_6g_bus_clk_names,
|
|
@@ -59,9 +59,9 @@ static const struct msm_dsi_config msm8916_dsi_cfg = {
|
|
|
.reg_cfg = {
|
|
|
.num = 3,
|
|
|
.regs = {
|
|
|
- {"gdsc", -1, -1, -1, -1},
|
|
|
- {"vdda", 1200000, 1200000, 100000, 100},
|
|
|
- {"vddio", 1800000, 1800000, 100000, 100},
|
|
|
+ {"gdsc", -1, -1},
|
|
|
+ {"vdda", 100000, 100}, /* 1.2 V */
|
|
|
+ {"vddio", 100000, 100}, /* 1.8 V */
|
|
|
},
|
|
|
},
|
|
|
.bus_clk_names = dsi_8916_bus_clk_names,
|
|
@@ -73,13 +73,13 @@ static const struct msm_dsi_config msm8994_dsi_cfg = {
|
|
|
.reg_cfg = {
|
|
|
.num = 7,
|
|
|
.regs = {
|
|
|
- {"gdsc", -1, -1, -1, -1},
|
|
|
- {"vdda", 1250000, 1250000, 100000, 100},
|
|
|
- {"vddio", 1800000, 1800000, 100000, 100},
|
|
|
- {"vcca", 1000000, 1000000, 10000, 100},
|
|
|
- {"vdd", 1800000, 1800000, 100000, 100},
|
|
|
- {"lab_reg", -1, -1, -1, -1},
|
|
|
- {"ibb_reg", -1, -1, -1, -1},
|
|
|
+ {"gdsc", -1, -1},
|
|
|
+ {"vdda", 100000, 100}, /* 1.25 V */
|
|
|
+ {"vddio", 100000, 100}, /* 1.8 V */
|
|
|
+ {"vcca", 10000, 100}, /* 1.0 V */
|
|
|
+ {"vdd", 100000, 100}, /* 1.8 V */
|
|
|
+ {"lab_reg", -1, -1},
|
|
|
+ {"ibb_reg", -1, -1},
|
|
|
},
|
|
|
},
|
|
|
.bus_clk_names = dsi_6g_bus_clk_names,
|