|
@@ -246,6 +246,34 @@ static const struct rcar_du_device_info rcar_du_r8a7796_info = {
|
|
|
.dpll_ch = BIT(1),
|
|
|
};
|
|
|
|
|
|
+static const struct rcar_du_device_info rcar_du_r8a77965_info = {
|
|
|
+ .gen = 3,
|
|
|
+ .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK
|
|
|
+ | RCAR_DU_FEATURE_EXT_CTRL_REGS
|
|
|
+ | RCAR_DU_FEATURE_VSP1_SOURCE,
|
|
|
+ .channels_mask = BIT(3) | BIT(1) | BIT(0),
|
|
|
+ .routes = {
|
|
|
+ /*
|
|
|
+ * R8A77965 has one RGB output, one LVDS output and one HDMI
|
|
|
+ * output.
|
|
|
+ */
|
|
|
+ [RCAR_DU_OUTPUT_DPAD0] = {
|
|
|
+ .possible_crtcs = BIT(2),
|
|
|
+ .port = 0,
|
|
|
+ },
|
|
|
+ [RCAR_DU_OUTPUT_HDMI0] = {
|
|
|
+ .possible_crtcs = BIT(1),
|
|
|
+ .port = 1,
|
|
|
+ },
|
|
|
+ [RCAR_DU_OUTPUT_LVDS0] = {
|
|
|
+ .possible_crtcs = BIT(0),
|
|
|
+ .port = 2,
|
|
|
+ },
|
|
|
+ },
|
|
|
+ .num_lvds = 1,
|
|
|
+ .dpll_ch = BIT(1),
|
|
|
+};
|
|
|
+
|
|
|
static const struct rcar_du_device_info rcar_du_r8a77970_info = {
|
|
|
.gen = 3,
|
|
|
.features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK
|
|
@@ -277,6 +305,7 @@ static const struct of_device_id rcar_du_of_table[] = {
|
|
|
{ .compatible = "renesas,du-r8a7794", .data = &rcar_du_r8a7794_info },
|
|
|
{ .compatible = "renesas,du-r8a7795", .data = &rcar_du_r8a7795_info },
|
|
|
{ .compatible = "renesas,du-r8a7796", .data = &rcar_du_r8a7796_info },
|
|
|
+ { .compatible = "renesas,du-r8a77965", .data = &rcar_du_r8a77965_info },
|
|
|
{ .compatible = "renesas,du-r8a77970", .data = &rcar_du_r8a77970_info },
|
|
|
{ }
|
|
|
};
|