|
@@ -1109,6 +1109,11 @@ static int skl_init_workarounds(struct intel_engine_cs *engine)
|
|
/* WaDisableGafsUnitClkGating:skl */
|
|
/* WaDisableGafsUnitClkGating:skl */
|
|
WA_SET_BIT(GEN7_UCGCTL4, GEN8_EU_GAUNIT_CLOCK_GATE_DISABLE);
|
|
WA_SET_BIT(GEN7_UCGCTL4, GEN8_EU_GAUNIT_CLOCK_GATE_DISABLE);
|
|
|
|
|
|
|
|
+ /* WaInPlaceDecompressionHang:skl */
|
|
|
|
+ if (IS_SKL_REVID(dev_priv, SKL_REVID_H0, REVID_FOREVER))
|
|
|
|
+ WA_SET_BIT(GEN9_GAMT_ECO_REG_RW_IA,
|
|
|
|
+ GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS);
|
|
|
|
+
|
|
/* WaDisableLSQCROPERFforOCL:skl */
|
|
/* WaDisableLSQCROPERFforOCL:skl */
|
|
ret = wa_ring_whitelist_reg(engine, GEN8_L3SQCREG4);
|
|
ret = wa_ring_whitelist_reg(engine, GEN8_L3SQCREG4);
|
|
if (ret)
|
|
if (ret)
|
|
@@ -1178,6 +1183,11 @@ static int bxt_init_workarounds(struct intel_engine_cs *engine)
|
|
WA_SET_BIT_MASKED(COMMON_SLICE_CHICKEN2,
|
|
WA_SET_BIT_MASKED(COMMON_SLICE_CHICKEN2,
|
|
GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION);
|
|
GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION);
|
|
|
|
|
|
|
|
+ /* WaInPlaceDecompressionHang:bxt */
|
|
|
|
+ if (IS_BXT_REVID(dev_priv, BXT_REVID_C0, REVID_FOREVER))
|
|
|
|
+ WA_SET_BIT(GEN9_GAMT_ECO_REG_RW_IA,
|
|
|
|
+ GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS);
|
|
|
|
+
|
|
return 0;
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
|
|
@@ -1225,6 +1235,10 @@ static int kbl_init_workarounds(struct intel_engine_cs *engine)
|
|
GEN7_HALF_SLICE_CHICKEN1,
|
|
GEN7_HALF_SLICE_CHICKEN1,
|
|
GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE);
|
|
GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE);
|
|
|
|
|
|
|
|
+ /* WaInPlaceDecompressionHang:kbl */
|
|
|
|
+ WA_SET_BIT(GEN9_GAMT_ECO_REG_RW_IA,
|
|
|
|
+ GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS);
|
|
|
|
+
|
|
/* WaDisableLSQCROPERFforOCL:kbl */
|
|
/* WaDisableLSQCROPERFforOCL:kbl */
|
|
ret = wa_ring_whitelist_reg(engine, GEN8_L3SQCREG4);
|
|
ret = wa_ring_whitelist_reg(engine, GEN8_L3SQCREG4);
|
|
if (ret)
|
|
if (ret)
|