|
@@ -78,6 +78,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA9887_HW_1_0_VERSION,
|
|
@@ -105,6 +106,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA6174_HW_2_1_VERSION,
|
|
@@ -131,6 +133,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA6174_HW_2_1_VERSION,
|
|
@@ -157,6 +160,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA6174_HW_3_0_VERSION,
|
|
@@ -183,6 +187,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA6174_HW_3_2_VERSION,
|
|
@@ -212,6 +217,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA99X0_HW_2_0_DEV_VERSION,
|
|
@@ -244,6 +250,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA9984_HW_1_0_DEV_VERSION,
|
|
@@ -281,6 +288,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA9888_HW_2_0_DEV_VERSION,
|
|
@@ -317,6 +325,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA9377_HW_1_0_DEV_VERSION,
|
|
@@ -343,6 +352,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA9377_HW_1_1_DEV_VERSION,
|
|
@@ -371,6 +381,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA4019_HW_1_0_DEV_VERSION,
|
|
@@ -404,6 +415,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = 0x10,
|
|
|
.num_wds_entries = 0x20,
|
|
|
+ .target_64bit = false,
|
|
|
},
|
|
|
{
|
|
|
.id = WCN3990_HW_1_0_DEV_VERSION,
|
|
@@ -422,6 +434,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.num_peers = TARGET_HL_10_TLV_NUM_PEERS,
|
|
|
.ast_skid_limit = TARGET_HL_10_TLV_AST_SKID_LIMIT,
|
|
|
.num_wds_entries = TARGET_HL_10_TLV_NUM_WDS_ENTRIES,
|
|
|
+ .target_64bit = true,
|
|
|
},
|
|
|
};
|
|
|
|