|
@@ -41,7 +41,7 @@
|
|
|
|
|
|
static void cmp_init_secondary(void)
|
|
|
{
|
|
|
- struct cpuinfo_mips *c = ¤t_cpu_data;
|
|
|
+ struct cpuinfo_mips *c __maybe_unused = ¤t_cpu_data;
|
|
|
|
|
|
/* Assume GIC is present */
|
|
|
change_c0_status(ST0_IM, STATUSF_IP3 | STATUSF_IP4 | STATUSF_IP6 |
|
|
@@ -49,7 +49,6 @@ static void cmp_init_secondary(void)
|
|
|
|
|
|
/* Enable per-cpu interrupts: platform specific */
|
|
|
|
|
|
- c->core = (read_c0_ebase() >> 1) & 0x1ff;
|
|
|
#if defined(CONFIG_MIPS_MT_SMP) || defined(CONFIG_MIPS_MT_SMTC)
|
|
|
if (cpu_has_mipsmt)
|
|
|
c->vpe_id = (read_c0_tcbind() >> TCBIND_CURVPE_SHIFT) &
|