|
@@ -108,7 +108,7 @@
|
|
reg-shift = <2>;
|
|
reg-shift = <2>;
|
|
reg-io-width = <4>;
|
|
reg-io-width = <4>;
|
|
reg = <0x02530c00 0x100>;
|
|
reg = <0x02530c00 0x100>;
|
|
- clock-frequency = <133120000>;
|
|
|
|
|
|
+ clocks = <&clkuart0>;
|
|
interrupts = <GIC_SPI 277 IRQ_TYPE_EDGE_RISING>;
|
|
interrupts = <GIC_SPI 277 IRQ_TYPE_EDGE_RISING>;
|
|
};
|
|
};
|
|
|
|
|
|
@@ -118,7 +118,7 @@
|
|
reg-shift = <2>;
|
|
reg-shift = <2>;
|
|
reg-io-width = <4>;
|
|
reg-io-width = <4>;
|
|
reg = <0x02531000 0x100>;
|
|
reg = <0x02531000 0x100>;
|
|
- clock-frequency = <133120000>;
|
|
|
|
|
|
+ clocks = <&clkuart1>;
|
|
interrupts = <GIC_SPI 280 IRQ_TYPE_EDGE_RISING>;
|
|
interrupts = <GIC_SPI 280 IRQ_TYPE_EDGE_RISING>;
|
|
};
|
|
};
|
|
|
|
|