|
@@ -554,6 +554,15 @@ config CRYPTO_SHA512_SSSE3
|
|
|
Extensions version 1 (AVX1), or Advanced Vector Extensions
|
|
|
version 2 (AVX2) instructions, when available.
|
|
|
|
|
|
+config CRYPTO_SHA1_OCTEON
|
|
|
+ tristate "SHA1 digest algorithm (OCTEON)"
|
|
|
+ depends on CPU_CAVIUM_OCTEON
|
|
|
+ select CRYPTO_SHA1
|
|
|
+ select CRYPTO_HASH
|
|
|
+ help
|
|
|
+ SHA-1 secure hash standard (FIPS 180-1/DFIPS 180-2) implemented
|
|
|
+ using OCTEON crypto instructions, when available.
|
|
|
+
|
|
|
config CRYPTO_SHA1_SPARC64
|
|
|
tristate "SHA1 digest algorithm (SPARC64)"
|
|
|
depends on SPARC64
|
|
@@ -634,6 +643,15 @@ config CRYPTO_SHA256_PPC_SPE
|
|
|
SHA224 and SHA256 secure hash standard (DFIPS 180-2)
|
|
|
implemented using powerpc SPE SIMD instruction set.
|
|
|
|
|
|
+config CRYPTO_SHA256_OCTEON
|
|
|
+ tristate "SHA224 and SHA256 digest algorithm (OCTEON)"
|
|
|
+ depends on CPU_CAVIUM_OCTEON
|
|
|
+ select CRYPTO_SHA256
|
|
|
+ select CRYPTO_HASH
|
|
|
+ help
|
|
|
+ SHA-256 secure hash standard (DFIPS 180-2) implemented
|
|
|
+ using OCTEON crypto instructions, when available.
|
|
|
+
|
|
|
config CRYPTO_SHA256_SPARC64
|
|
|
tristate "SHA224 and SHA256 digest algorithm (SPARC64)"
|
|
|
depends on SPARC64
|
|
@@ -655,6 +673,15 @@ config CRYPTO_SHA512
|
|
|
This code also includes SHA-384, a 384 bit hash with 192 bits
|
|
|
of security against collision attacks.
|
|
|
|
|
|
+config CRYPTO_SHA512_OCTEON
|
|
|
+ tristate "SHA384 and SHA512 digest algorithms (OCTEON)"
|
|
|
+ depends on CPU_CAVIUM_OCTEON
|
|
|
+ select CRYPTO_SHA512
|
|
|
+ select CRYPTO_HASH
|
|
|
+ help
|
|
|
+ SHA-512 secure hash standard (DFIPS 180-2) implemented
|
|
|
+ using OCTEON crypto instructions, when available.
|
|
|
+
|
|
|
config CRYPTO_SHA512_SPARC64
|
|
|
tristate "SHA384 and SHA512 digest algorithm (SPARC64)"
|
|
|
depends on SPARC64
|