|
@@ -266,6 +266,48 @@
|
|
|
reg = <0xffc48000 0x38>;
|
|
|
};
|
|
|
|
|
|
+ tmu0: timer@ffd80000 {
|
|
|
+ compatible = "renesas,tmu";
|
|
|
+ reg = <0xffd80000 0x30>;
|
|
|
+ interrupts = <0 32 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
+ <0 33 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
+ <0 34 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ clocks = <&mstp0_clks R8A7779_CLK_TMU0>;
|
|
|
+ clock-names = "fck";
|
|
|
+
|
|
|
+ #renesas,channels = <3>;
|
|
|
+
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
+ tmu1: timer@ffd81000 {
|
|
|
+ compatible = "renesas,tmu";
|
|
|
+ reg = <0xffd81000 0x30>;
|
|
|
+ interrupts = <0 36 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
+ <0 37 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
+ <0 38 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ clocks = <&mstp0_clks R8A7779_CLK_TMU1>;
|
|
|
+ clock-names = "fck";
|
|
|
+
|
|
|
+ #renesas,channels = <3>;
|
|
|
+
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
+ tmu2: timer@ffd82000 {
|
|
|
+ compatible = "renesas,tmu";
|
|
|
+ reg = <0xffd82000 0x30>;
|
|
|
+ interrupts = <0 40 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
+ <0 41 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
+ <0 42 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ clocks = <&mstp0_clks R8A7779_CLK_TMU2>;
|
|
|
+ clock-names = "fck";
|
|
|
+
|
|
|
+ #renesas,channels = <3>;
|
|
|
+
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
sata: sata@fc600000 {
|
|
|
compatible = "renesas,rcar-sata";
|
|
|
reg = <0xfc600000 0x2000>;
|