|
@@ -2566,21 +2566,11 @@ static struct omap_hwmod_ocp_if dra7xx_l3_main_1__hdmi = {
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
};
|
|
|
|
|
|
-static struct omap_hwmod_addr_space dra7xx_elm_addrs[] = {
|
|
|
|
- {
|
|
|
|
- .pa_start = 0x48078000,
|
|
|
|
- .pa_end = 0x48078fff,
|
|
|
|
- .flags = ADDR_TYPE_RT
|
|
|
|
- },
|
|
|
|
- { }
|
|
|
|
-};
|
|
|
|
-
|
|
|
|
/* l4_per1 -> elm */
|
|
/* l4_per1 -> elm */
|
|
static struct omap_hwmod_ocp_if dra7xx_l4_per1__elm = {
|
|
static struct omap_hwmod_ocp_if dra7xx_l4_per1__elm = {
|
|
.master = &dra7xx_l4_per1_hwmod,
|
|
.master = &dra7xx_l4_per1_hwmod,
|
|
.slave = &dra7xx_elm_hwmod,
|
|
.slave = &dra7xx_elm_hwmod,
|
|
.clk = "l3_iclk_div",
|
|
.clk = "l3_iclk_div",
|
|
- .addr = dra7xx_elm_addrs,
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
};
|
|
|
|
|
|
@@ -2648,21 +2638,11 @@ static struct omap_hwmod_ocp_if dra7xx_l4_per1__gpio8 = {
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
};
|
|
|
|
|
|
-static struct omap_hwmod_addr_space dra7xx_gpmc_addrs[] = {
|
|
|
|
- {
|
|
|
|
- .pa_start = 0x50000000,
|
|
|
|
- .pa_end = 0x500003ff,
|
|
|
|
- .flags = ADDR_TYPE_RT
|
|
|
|
- },
|
|
|
|
- { }
|
|
|
|
-};
|
|
|
|
-
|
|
|
|
/* l3_main_1 -> gpmc */
|
|
/* l3_main_1 -> gpmc */
|
|
static struct omap_hwmod_ocp_if dra7xx_l3_main_1__gpmc = {
|
|
static struct omap_hwmod_ocp_if dra7xx_l3_main_1__gpmc = {
|
|
.master = &dra7xx_l3_main_1_hwmod,
|
|
.master = &dra7xx_l3_main_1_hwmod,
|
|
.slave = &dra7xx_gpmc_hwmod,
|
|
.slave = &dra7xx_gpmc_hwmod,
|
|
.clk = "l3_iclk_div",
|
|
.clk = "l3_iclk_div",
|
|
- .addr = dra7xx_gpmc_addrs,
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
};
|
|
|
|
|
|
@@ -3029,21 +3009,11 @@ static struct omap_hwmod_ocp_if dra7xx_l4_cfg__smartreflex_mpu = {
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
};
|
|
|
|
|
|
-static struct omap_hwmod_addr_space dra7xx_spinlock_addrs[] = {
|
|
|
|
- {
|
|
|
|
- .pa_start = 0x4a0f6000,
|
|
|
|
- .pa_end = 0x4a0f6fff,
|
|
|
|
- .flags = ADDR_TYPE_RT
|
|
|
|
- },
|
|
|
|
- { }
|
|
|
|
-};
|
|
|
|
-
|
|
|
|
/* l4_cfg -> spinlock */
|
|
/* l4_cfg -> spinlock */
|
|
static struct omap_hwmod_ocp_if dra7xx_l4_cfg__spinlock = {
|
|
static struct omap_hwmod_ocp_if dra7xx_l4_cfg__spinlock = {
|
|
.master = &dra7xx_l4_cfg_hwmod,
|
|
.master = &dra7xx_l4_cfg_hwmod,
|
|
.slave = &dra7xx_spinlock_hwmod,
|
|
.slave = &dra7xx_spinlock_hwmod,
|
|
.clk = "l3_iclk_div",
|
|
.clk = "l3_iclk_div",
|
|
- .addr = dra7xx_spinlock_addrs,
|
|
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
};
|
|
|
|
|