|
@@ -39,6 +39,8 @@
|
|
#define AHCI_PORT_PHY_4_CFG 0x00480811
|
|
#define AHCI_PORT_PHY_4_CFG 0x00480811
|
|
#define AHCI_PORT_PHY_5_CFG 0x192c96a4
|
|
#define AHCI_PORT_PHY_5_CFG 0x192c96a4
|
|
#define AHCI_PORT_TRANS_CFG 0x08000025
|
|
#define AHCI_PORT_TRANS_CFG 0x08000025
|
|
|
|
+#define LS1043A_PORT_PHY2 0x28184d1f
|
|
|
|
+#define LS1043A_PORT_PHY3 0x0e081509
|
|
|
|
|
|
#define SATA_ECC_DISABLE 0x00020000
|
|
#define SATA_ECC_DISABLE 0x00020000
|
|
|
|
|
|
@@ -159,6 +161,12 @@ static int ahci_qoriq_phy_init(struct ahci_host_priv *hpriv)
|
|
break;
|
|
break;
|
|
|
|
|
|
case AHCI_LS1043A:
|
|
case AHCI_LS1043A:
|
|
|
|
+ writel(AHCI_PORT_PHY_1_CFG, reg_base + PORT_PHY1);
|
|
|
|
+ writel(LS1043A_PORT_PHY2, reg_base + PORT_PHY2);
|
|
|
|
+ writel(LS1043A_PORT_PHY3, reg_base + PORT_PHY3);
|
|
|
|
+ writel(AHCI_PORT_TRANS_CFG, reg_base + PORT_TRANS);
|
|
|
|
+ break;
|
|
|
|
+
|
|
case AHCI_LS2080A:
|
|
case AHCI_LS2080A:
|
|
writel(AHCI_PORT_PHY_1_CFG, reg_base + PORT_PHY1);
|
|
writel(AHCI_PORT_PHY_1_CFG, reg_base + PORT_PHY1);
|
|
break;
|
|
break;
|