|
@@ -181,10 +181,23 @@ struct kvm_arch_memory_slot {
|
|
|
#define KVM_DEV_ARM_VGIC_GRP_CPU_REGS 2
|
|
|
#define KVM_DEV_ARM_VGIC_CPUID_SHIFT 32
|
|
|
#define KVM_DEV_ARM_VGIC_CPUID_MASK (0xffULL << KVM_DEV_ARM_VGIC_CPUID_SHIFT)
|
|
|
+#define KVM_DEV_ARM_VGIC_V3_MPIDR_SHIFT 32
|
|
|
+#define KVM_DEV_ARM_VGIC_V3_MPIDR_MASK \
|
|
|
+ (0xffffffffULL << KVM_DEV_ARM_VGIC_V3_MPIDR_SHIFT)
|
|
|
#define KVM_DEV_ARM_VGIC_OFFSET_SHIFT 0
|
|
|
#define KVM_DEV_ARM_VGIC_OFFSET_MASK (0xffffffffULL << KVM_DEV_ARM_VGIC_OFFSET_SHIFT)
|
|
|
+#define KVM_DEV_ARM_VGIC_SYSREG_INSTR_MASK (0xffff)
|
|
|
#define KVM_DEV_ARM_VGIC_GRP_NR_IRQS 3
|
|
|
#define KVM_DEV_ARM_VGIC_GRP_CTRL 4
|
|
|
+#define KVM_DEV_ARM_VGIC_GRP_REDIST_REGS 5
|
|
|
+#define KVM_DEV_ARM_VGIC_GRP_CPU_SYSREGS 6
|
|
|
+#define KVM_DEV_ARM_VGIC_GRP_LEVEL_INFO 7
|
|
|
+#define KVM_DEV_ARM_VGIC_LINE_LEVEL_INFO_SHIFT 10
|
|
|
+#define KVM_DEV_ARM_VGIC_LINE_LEVEL_INFO_MASK \
|
|
|
+ (0x3fffffULL << KVM_DEV_ARM_VGIC_LINE_LEVEL_INFO_SHIFT)
|
|
|
+#define KVM_DEV_ARM_VGIC_LINE_LEVEL_INTID_MASK 0x3ff
|
|
|
+#define VGIC_LEVEL_INFO_LINE_LEVEL 0
|
|
|
+
|
|
|
#define KVM_DEV_ARM_VGIC_CTRL_INIT 0
|
|
|
|
|
|
/* KVM_IRQ_LINE irq field index values */
|