|
@@ -56,7 +56,8 @@
|
|
|
*/
|
|
|
|
|
|
static bool read_from_write_only(struct kvm_vcpu *vcpu,
|
|
|
- const struct sys_reg_params *params)
|
|
|
+ struct sys_reg_params *params,
|
|
|
+ const struct sys_reg_desc *r)
|
|
|
{
|
|
|
WARN_ONCE(1, "Unexpected sys_reg read to write-only register\n");
|
|
|
print_sys_reg_instr(params);
|
|
@@ -93,7 +94,7 @@ static bool access_dcsw(struct kvm_vcpu *vcpu,
|
|
|
const struct sys_reg_desc *r)
|
|
|
{
|
|
|
if (!p->is_write)
|
|
|
- return read_from_write_only(vcpu, p);
|
|
|
+ return read_from_write_only(vcpu, p, r);
|
|
|
|
|
|
kvm_set_way_flush(vcpu);
|
|
|
return true;
|
|
@@ -135,7 +136,7 @@ static bool access_gic_sgi(struct kvm_vcpu *vcpu,
|
|
|
const struct sys_reg_desc *r)
|
|
|
{
|
|
|
if (!p->is_write)
|
|
|
- return read_from_write_only(vcpu, p);
|
|
|
+ return read_from_write_only(vcpu, p, r);
|
|
|
|
|
|
vgic_v3_dispatch_sgi(vcpu, p->regval);
|
|
|
|
|
@@ -773,7 +774,7 @@ static bool access_pmswinc(struct kvm_vcpu *vcpu, struct sys_reg_params *p,
|
|
|
return trap_raz_wi(vcpu, p, r);
|
|
|
|
|
|
if (!p->is_write)
|
|
|
- return read_from_write_only(vcpu, p);
|
|
|
+ return read_from_write_only(vcpu, p, r);
|
|
|
|
|
|
if (pmu_write_swinc_el0_disabled(vcpu))
|
|
|
return false;
|
|
@@ -953,7 +954,10 @@ static const struct sys_reg_desc sys_reg_descs[] = {
|
|
|
|
|
|
{ SYS_DESC(SYS_VBAR_EL1), NULL, reset_val, VBAR_EL1, 0 },
|
|
|
|
|
|
+ { SYS_DESC(SYS_ICC_EOIR0_EL1), read_from_write_only },
|
|
|
+ { SYS_DESC(SYS_ICC_DIR_EL1), read_from_write_only },
|
|
|
{ SYS_DESC(SYS_ICC_SGI1R_EL1), access_gic_sgi },
|
|
|
+ { SYS_DESC(SYS_ICC_EOIR1_EL1), read_from_write_only },
|
|
|
{ SYS_DESC(SYS_ICC_SRE_EL1), access_gic_sre },
|
|
|
|
|
|
{ SYS_DESC(SYS_CONTEXTIDR_EL1), access_vm_reg, reset_val, CONTEXTIDR_EL1, 0 },
|