|
@@ -84,17 +84,6 @@
|
|
#define HCR_INT_OVERRIDE (HCR_FMO | HCR_IMO)
|
|
#define HCR_INT_OVERRIDE (HCR_FMO | HCR_IMO)
|
|
#define HCR_HOST_VHE_FLAGS (HCR_RW | HCR_TGE | HCR_E2H)
|
|
#define HCR_HOST_VHE_FLAGS (HCR_RW | HCR_TGE | HCR_E2H)
|
|
|
|
|
|
-/* Hyp System Control Register (SCTLR_EL2) bits */
|
|
|
|
-#define SCTLR_EL2_EE (1 << 25)
|
|
|
|
-#define SCTLR_EL2_WXN (1 << 19)
|
|
|
|
-#define SCTLR_EL2_I (1 << 12)
|
|
|
|
-#define SCTLR_EL2_SA (1 << 3)
|
|
|
|
-#define SCTLR_EL2_C (1 << 2)
|
|
|
|
-#define SCTLR_EL2_A (1 << 1)
|
|
|
|
-#define SCTLR_EL2_M 1
|
|
|
|
-#define SCTLR_EL2_FLAGS (SCTLR_EL2_M | SCTLR_EL2_A | SCTLR_EL2_C | \
|
|
|
|
- SCTLR_EL2_SA | SCTLR_EL2_I)
|
|
|
|
-
|
|
|
|
/* TCR_EL2 Registers bits */
|
|
/* TCR_EL2 Registers bits */
|
|
#define TCR_EL2_RES1 ((1 << 31) | (1 << 23))
|
|
#define TCR_EL2_RES1 ((1 << 31) | (1 << 23))
|
|
#define TCR_EL2_TBI (1 << 20)
|
|
#define TCR_EL2_TBI (1 << 20)
|