|
@@ -2642,7 +2642,7 @@ void emulate_update_regs(struct pt_regs *regs, struct instruction_op *op)
|
|
|
unsigned long next_pc;
|
|
|
|
|
|
next_pc = truncate_if_32bit(regs->msr, regs->nip + 4);
|
|
|
- switch (op->type & INSTR_TYPE_MASK) {
|
|
|
+ switch (GETTYPE(op->type)) {
|
|
|
case COMPUTE:
|
|
|
if (op->type & SETREG)
|
|
|
regs->gpr[op->reg] = op->val;
|
|
@@ -2740,7 +2740,7 @@ int emulate_loadstore(struct pt_regs *regs, struct instruction_op *op)
|
|
|
|
|
|
err = 0;
|
|
|
size = GETSIZE(op->type);
|
|
|
- type = op->type & INSTR_TYPE_MASK;
|
|
|
+ type = GETTYPE(op->type);
|
|
|
cross_endian = (regs->msr & MSR_LE) != (MSR_KERNEL & MSR_LE);
|
|
|
ea = truncate_if_32bit(regs->msr, op->ea);
|
|
|
|
|
@@ -3002,7 +3002,7 @@ int emulate_step(struct pt_regs *regs, unsigned int instr)
|
|
|
}
|
|
|
|
|
|
err = 0;
|
|
|
- type = op.type & INSTR_TYPE_MASK;
|
|
|
+ type = GETTYPE(op.type);
|
|
|
|
|
|
if (OP_IS_LOAD_STORE(type)) {
|
|
|
err = emulate_loadstore(regs, &op);
|