|
@@ -1162,6 +1162,9 @@ mlxsw_pci_config_profile_swid_config(struct mlxsw_pci *mlxsw_pci,
|
|
|
#define MLXSW_KVD_SINGLE_MIN_SIZE_ID 0x1002
|
|
|
#define MLXSW_KVD_DOUBLE_MIN_SIZE_ID 0x1003
|
|
|
#define MLXSW_MAX_VIRTUAL_ROUTERS_ID 0x2C01
|
|
|
+#define MLXSW_MAX_SYSTEM_PORT_ID 0x2502
|
|
|
+#define MLXSW_MAX_VLAN_GROUPS_ID 0x2906
|
|
|
+#define MLXSW_MAX_REGIONS_ID 0x2901
|
|
|
#define MLXSW_RESOURCES_QUERY_MAX_QUERIES 100
|
|
|
#define MLXSW_RESOURCES_PER_QUERY 32
|
|
|
|
|
@@ -1197,6 +1200,18 @@ static void mlxsw_pci_resources_query_parse(int id, u64 val,
|
|
|
resources->max_virtual_routers = val;
|
|
|
resources->max_virtual_routers_valid = 1;
|
|
|
break;
|
|
|
+ case MLXSW_MAX_SYSTEM_PORT_ID:
|
|
|
+ resources->max_system_ports = val;
|
|
|
+ resources->max_system_ports_valid = 1;
|
|
|
+ break;
|
|
|
+ case MLXSW_MAX_VLAN_GROUPS_ID:
|
|
|
+ resources->max_vlan_groups = val;
|
|
|
+ resources->max_vlan_groups_valid = 1;
|
|
|
+ break;
|
|
|
+ case MLXSW_MAX_REGIONS_ID:
|
|
|
+ resources->max_regions = val;
|
|
|
+ resources->max_regions_valid = 1;
|
|
|
+ break;
|
|
|
default:
|
|
|
break;
|
|
|
}
|