|
@@ -118,7 +118,8 @@
|
|
sdhci0: sdhci@ab0000 {
|
|
sdhci0: sdhci@ab0000 {
|
|
compatible = "mrvl,pxav3-mmc";
|
|
compatible = "mrvl,pxav3-mmc";
|
|
reg = <0xab0000 0x200>;
|
|
reg = <0xab0000 0x200>;
|
|
- clocks = <&chip_clk CLKID_SDIO1XIN>;
|
|
|
|
|
|
+ clocks = <&chip_clk CLKID_SDIO1XIN>, <&chip_clk CLKID_SDIO>;
|
|
|
|
+ clock-names = "io", "core";
|
|
interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
|
|
status = "disabled";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
@@ -126,7 +127,8 @@
|
|
sdhci1: sdhci@ab0800 {
|
|
sdhci1: sdhci@ab0800 {
|
|
compatible = "mrvl,pxav3-mmc";
|
|
compatible = "mrvl,pxav3-mmc";
|
|
reg = <0xab0800 0x200>;
|
|
reg = <0xab0800 0x200>;
|
|
- clocks = <&chip_clk CLKID_SDIO1XIN>;
|
|
|
|
|
|
+ clocks = <&chip_clk CLKID_SDIO1XIN>, <&chip_clk CLKID_SDIO>;
|
|
|
|
+ clock-names = "io", "core";
|
|
interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
|
|
status = "disabled";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
@@ -135,7 +137,7 @@
|
|
compatible = "mrvl,pxav3-mmc";
|
|
compatible = "mrvl,pxav3-mmc";
|
|
reg = <0xab1000 0x200>;
|
|
reg = <0xab1000 0x200>;
|
|
interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
|
|
- clocks = <&chip_clk CLKID_NFC_ECC>, <&chip_clk CLKID_NFC>;
|
|
|
|
|
|
+ clocks = <&chip_clk CLKID_NFC_ECC>, <&chip_clk CLKID_SDIO>;
|
|
clock-names = "io", "core";
|
|
clock-names = "io", "core";
|
|
status = "disabled";
|
|
status = "disabled";
|
|
};
|
|
};
|