|
@@ -312,7 +312,7 @@
|
|
|
|
|
|
clock-names = "oscclk",
|
|
clock-names = "oscclk",
|
|
"sclk_ufs_mphy",
|
|
"sclk_ufs_mphy",
|
|
- "div_aclk_fsys_200",
|
|
|
|
|
|
+ "aclk_fsys_200",
|
|
"sclk_pcie_100_fsys",
|
|
"sclk_pcie_100_fsys",
|
|
"sclk_ufsunipro_fsys",
|
|
"sclk_ufsunipro_fsys",
|
|
"sclk_mmc2_fsys",
|
|
"sclk_mmc2_fsys",
|
|
@@ -322,7 +322,7 @@
|
|
"sclk_usbdrd30_fsys";
|
|
"sclk_usbdrd30_fsys";
|
|
clocks = <&xxti>,
|
|
clocks = <&xxti>,
|
|
<&cmu_cpif CLK_SCLK_UFS_MPHY>,
|
|
<&cmu_cpif CLK_SCLK_UFS_MPHY>,
|
|
- <&cmu_top CLK_DIV_ACLK_FSYS_200>,
|
|
|
|
|
|
+ <&cmu_top CLK_ACLK_FSYS_200>,
|
|
<&cmu_top CLK_SCLK_PCIE_100_FSYS>,
|
|
<&cmu_top CLK_SCLK_PCIE_100_FSYS>,
|
|
<&cmu_top CLK_SCLK_UFSUNIPRO_FSYS>,
|
|
<&cmu_top CLK_SCLK_UFSUNIPRO_FSYS>,
|
|
<&cmu_top CLK_SCLK_MMC2_FSYS>,
|
|
<&cmu_top CLK_SCLK_MMC2_FSYS>,
|