|
@@ -117,9 +117,6 @@
|
|
|
#define MVPP2_TXQ_DESC_SIZE_REG 0x2088
|
|
|
#define MVPP2_TXQ_DESC_SIZE_MASK 0x3ff0
|
|
|
#define MVPP2_AGGR_TXQ_UPDATE_REG 0x2090
|
|
|
-#define MVPP2_TXQ_THRESH_REG 0x2094
|
|
|
-#define MVPP2_TRANSMITTED_THRESH_OFFSET 16
|
|
|
-#define MVPP2_TRANSMITTED_THRESH_MASK 0x3fff0000
|
|
|
#define MVPP2_TXQ_INDEX_REG 0x2098
|
|
|
#define MVPP2_TXQ_PREF_BUF_REG 0x209c
|
|
|
#define MVPP2_PREF_BUF_PTR(desc) ((desc) & 0xfff)
|