|
@@ -71,5 +71,6 @@
|
|
#define CLKID_PCIE_CML_EN0 79
|
|
#define CLKID_PCIE_CML_EN0 79
|
|
#define CLKID_PCIE_CML_EN1 80
|
|
#define CLKID_PCIE_CML_EN1 80
|
|
#define CLKID_MIPI_ENABLE 81
|
|
#define CLKID_MIPI_ENABLE 81
|
|
|
|
+#define CLKID_GEN_CLK 84
|
|
|
|
|
|
#endif /* __AXG_CLKC_H */
|
|
#endif /* __AXG_CLKC_H */
|