|
@@ -524,6 +524,9 @@ static void dwc2_fill_host_isoc_dma_desc(struct dwc2_hsotg *hsotg,
|
|
dma_desc->status = qh->n_bytes[idx] << HOST_DMA_ISOC_NBYTES_SHIFT &
|
|
dma_desc->status = qh->n_bytes[idx] << HOST_DMA_ISOC_NBYTES_SHIFT &
|
|
HOST_DMA_ISOC_NBYTES_MASK;
|
|
HOST_DMA_ISOC_NBYTES_MASK;
|
|
|
|
|
|
|
|
+ /* Set active bit */
|
|
|
|
+ dma_desc->status |= HOST_DMA_A;
|
|
|
|
+
|
|
qh->ntd++;
|
|
qh->ntd++;
|
|
qtd->isoc_frame_index_last++;
|
|
qtd->isoc_frame_index_last++;
|
|
|
|
|
|
@@ -559,8 +562,6 @@ static void dwc2_init_isoc_dma_desc(struct dwc2_hsotg *hsotg,
|
|
list_for_each_entry(qtd, &qh->qtd_list, qtd_list_entry) {
|
|
list_for_each_entry(qtd, &qh->qtd_list, qtd_list_entry) {
|
|
while (qh->ntd < ntd_max && qtd->isoc_frame_index_last <
|
|
while (qh->ntd < ntd_max && qtd->isoc_frame_index_last <
|
|
qtd->urb->packet_count) {
|
|
qtd->urb->packet_count) {
|
|
- if (n_desc > 1)
|
|
|
|
- qh->desc_list[n_desc - 1].status |= HOST_DMA_A;
|
|
|
|
dwc2_fill_host_isoc_dma_desc(hsotg, qtd, qh,
|
|
dwc2_fill_host_isoc_dma_desc(hsotg, qtd, qh,
|
|
max_xfer_size, idx);
|
|
max_xfer_size, idx);
|
|
idx = dwc2_desclist_idx_inc(idx, inc, qh->dev_speed);
|
|
idx = dwc2_desclist_idx_inc(idx, inc, qh->dev_speed);
|
|
@@ -606,12 +607,6 @@ static void dwc2_init_isoc_dma_desc(struct dwc2_hsotg *hsotg,
|
|
|
|
|
|
qh->desc_list[idx].status |= HOST_DMA_IOC;
|
|
qh->desc_list[idx].status |= HOST_DMA_IOC;
|
|
#endif
|
|
#endif
|
|
-
|
|
|
|
- if (n_desc) {
|
|
|
|
- qh->desc_list[n_desc - 1].status |= HOST_DMA_A;
|
|
|
|
- if (n_desc > 1)
|
|
|
|
- qh->desc_list[0].status |= HOST_DMA_A;
|
|
|
|
- }
|
|
|
|
}
|
|
}
|
|
|
|
|
|
static void dwc2_fill_host_dma_desc(struct dwc2_hsotg *hsotg,
|
|
static void dwc2_fill_host_dma_desc(struct dwc2_hsotg *hsotg,
|