|
@@ -18,67 +18,67 @@
|
|
|
|
|
|
static DEFINE_SPINLOCK(meson_clk_lock);
|
|
static DEFINE_SPINLOCK(meson_clk_lock);
|
|
|
|
|
|
-static const struct pll_rate_table gxbb_gp0_pll_rate_table[] = {
|
|
|
|
- PLL_RATE(768000000, 32, 1),
|
|
|
|
- PLL_RATE(792000000, 33, 1),
|
|
|
|
- PLL_RATE(816000000, 34, 1),
|
|
|
|
- PLL_RATE(840000000, 35, 1),
|
|
|
|
- PLL_RATE(864000000, 36, 1),
|
|
|
|
- PLL_RATE(888000000, 37, 1),
|
|
|
|
- PLL_RATE(912000000, 38, 1),
|
|
|
|
- PLL_RATE(936000000, 39, 1),
|
|
|
|
- PLL_RATE(960000000, 40, 1),
|
|
|
|
- PLL_RATE(984000000, 41, 1),
|
|
|
|
- PLL_RATE(1008000000, 42, 1),
|
|
|
|
- PLL_RATE(1032000000, 43, 1),
|
|
|
|
- PLL_RATE(1056000000, 44, 1),
|
|
|
|
- PLL_RATE(1080000000, 45, 1),
|
|
|
|
- PLL_RATE(1104000000, 46, 1),
|
|
|
|
- PLL_RATE(1128000000, 47, 1),
|
|
|
|
- PLL_RATE(1152000000, 48, 1),
|
|
|
|
- PLL_RATE(1176000000, 49, 1),
|
|
|
|
- PLL_RATE(1200000000, 50, 1),
|
|
|
|
- PLL_RATE(1224000000, 51, 1),
|
|
|
|
- PLL_RATE(1248000000, 52, 1),
|
|
|
|
- PLL_RATE(1272000000, 53, 1),
|
|
|
|
- PLL_RATE(1296000000, 54, 1),
|
|
|
|
- PLL_RATE(1320000000, 55, 1),
|
|
|
|
- PLL_RATE(1344000000, 56, 1),
|
|
|
|
- PLL_RATE(1368000000, 57, 1),
|
|
|
|
- PLL_RATE(1392000000, 58, 1),
|
|
|
|
- PLL_RATE(1416000000, 59, 1),
|
|
|
|
- PLL_RATE(1440000000, 60, 1),
|
|
|
|
- PLL_RATE(1464000000, 61, 1),
|
|
|
|
- PLL_RATE(1488000000, 62, 1),
|
|
|
|
|
|
+static const struct pll_params_table gxbb_gp0_pll_params_table[] = {
|
|
|
|
+ PLL_PARAMS(32, 1),
|
|
|
|
+ PLL_PARAMS(33, 1),
|
|
|
|
+ PLL_PARAMS(34, 1),
|
|
|
|
+ PLL_PARAMS(35, 1),
|
|
|
|
+ PLL_PARAMS(36, 1),
|
|
|
|
+ PLL_PARAMS(37, 1),
|
|
|
|
+ PLL_PARAMS(38, 1),
|
|
|
|
+ PLL_PARAMS(39, 1),
|
|
|
|
+ PLL_PARAMS(40, 1),
|
|
|
|
+ PLL_PARAMS(41, 1),
|
|
|
|
+ PLL_PARAMS(42, 1),
|
|
|
|
+ PLL_PARAMS(43, 1),
|
|
|
|
+ PLL_PARAMS(44, 1),
|
|
|
|
+ PLL_PARAMS(45, 1),
|
|
|
|
+ PLL_PARAMS(46, 1),
|
|
|
|
+ PLL_PARAMS(47, 1),
|
|
|
|
+ PLL_PARAMS(48, 1),
|
|
|
|
+ PLL_PARAMS(49, 1),
|
|
|
|
+ PLL_PARAMS(50, 1),
|
|
|
|
+ PLL_PARAMS(51, 1),
|
|
|
|
+ PLL_PARAMS(52, 1),
|
|
|
|
+ PLL_PARAMS(53, 1),
|
|
|
|
+ PLL_PARAMS(54, 1),
|
|
|
|
+ PLL_PARAMS(55, 1),
|
|
|
|
+ PLL_PARAMS(56, 1),
|
|
|
|
+ PLL_PARAMS(57, 1),
|
|
|
|
+ PLL_PARAMS(58, 1),
|
|
|
|
+ PLL_PARAMS(59, 1),
|
|
|
|
+ PLL_PARAMS(60, 1),
|
|
|
|
+ PLL_PARAMS(61, 1),
|
|
|
|
+ PLL_PARAMS(62, 1),
|
|
{ /* sentinel */ },
|
|
{ /* sentinel */ },
|
|
};
|
|
};
|
|
|
|
|
|
-static const struct pll_rate_table gxl_gp0_pll_rate_table[] = {
|
|
|
|
- PLL_RATE(1008000000, 42, 1),
|
|
|
|
- PLL_RATE(1032000000, 43, 1),
|
|
|
|
- PLL_RATE(1056000000, 44, 1),
|
|
|
|
- PLL_RATE(1080000000, 45, 1),
|
|
|
|
- PLL_RATE(1104000000, 46, 1),
|
|
|
|
- PLL_RATE(1128000000, 47, 1),
|
|
|
|
- PLL_RATE(1152000000, 48, 1),
|
|
|
|
- PLL_RATE(1176000000, 49, 1),
|
|
|
|
- PLL_RATE(1200000000, 50, 1),
|
|
|
|
- PLL_RATE(1224000000, 51, 1),
|
|
|
|
- PLL_RATE(1248000000, 52, 1),
|
|
|
|
- PLL_RATE(1272000000, 53, 1),
|
|
|
|
- PLL_RATE(1296000000, 54, 1),
|
|
|
|
- PLL_RATE(1320000000, 55, 1),
|
|
|
|
- PLL_RATE(1344000000, 56, 1),
|
|
|
|
- PLL_RATE(1368000000, 57, 1),
|
|
|
|
- PLL_RATE(1392000000, 58, 1),
|
|
|
|
- PLL_RATE(1416000000, 59, 1),
|
|
|
|
- PLL_RATE(1440000000, 60, 1),
|
|
|
|
- PLL_RATE(1464000000, 61, 1),
|
|
|
|
- PLL_RATE(1488000000, 62, 1),
|
|
|
|
- PLL_RATE(1512000000, 63, 1),
|
|
|
|
- PLL_RATE(1536000000, 64, 1),
|
|
|
|
- PLL_RATE(1560000000, 65, 1),
|
|
|
|
- PLL_RATE(1584000000, 66, 1),
|
|
|
|
|
|
+static const struct pll_params_table gxl_gp0_pll_params_table[] = {
|
|
|
|
+ PLL_PARAMS(42, 1),
|
|
|
|
+ PLL_PARAMS(43, 1),
|
|
|
|
+ PLL_PARAMS(44, 1),
|
|
|
|
+ PLL_PARAMS(45, 1),
|
|
|
|
+ PLL_PARAMS(46, 1),
|
|
|
|
+ PLL_PARAMS(47, 1),
|
|
|
|
+ PLL_PARAMS(48, 1),
|
|
|
|
+ PLL_PARAMS(49, 1),
|
|
|
|
+ PLL_PARAMS(50, 1),
|
|
|
|
+ PLL_PARAMS(51, 1),
|
|
|
|
+ PLL_PARAMS(52, 1),
|
|
|
|
+ PLL_PARAMS(53, 1),
|
|
|
|
+ PLL_PARAMS(54, 1),
|
|
|
|
+ PLL_PARAMS(55, 1),
|
|
|
|
+ PLL_PARAMS(56, 1),
|
|
|
|
+ PLL_PARAMS(57, 1),
|
|
|
|
+ PLL_PARAMS(58, 1),
|
|
|
|
+ PLL_PARAMS(59, 1),
|
|
|
|
+ PLL_PARAMS(60, 1),
|
|
|
|
+ PLL_PARAMS(61, 1),
|
|
|
|
+ PLL_PARAMS(62, 1),
|
|
|
|
+ PLL_PARAMS(63, 1),
|
|
|
|
+ PLL_PARAMS(64, 1),
|
|
|
|
+ PLL_PARAMS(65, 1),
|
|
|
|
+ PLL_PARAMS(66, 1),
|
|
{ /* sentinel */ },
|
|
{ /* sentinel */ },
|
|
};
|
|
};
|
|
|
|
|
|
@@ -380,7 +380,7 @@ static struct clk_regmap gxbb_gp0_pll_dco = {
|
|
.shift = 29,
|
|
.shift = 29,
|
|
.width = 1,
|
|
.width = 1,
|
|
},
|
|
},
|
|
- .table = gxbb_gp0_pll_rate_table,
|
|
|
|
|
|
+ .table = gxbb_gp0_pll_params_table,
|
|
.init_regs = gxbb_gp0_init_regs,
|
|
.init_regs = gxbb_gp0_init_regs,
|
|
.init_count = ARRAY_SIZE(gxbb_gp0_init_regs),
|
|
.init_count = ARRAY_SIZE(gxbb_gp0_init_regs),
|
|
},
|
|
},
|
|
@@ -432,7 +432,7 @@ static struct clk_regmap gxl_gp0_pll_dco = {
|
|
.shift = 29,
|
|
.shift = 29,
|
|
.width = 1,
|
|
.width = 1,
|
|
},
|
|
},
|
|
- .table = gxl_gp0_pll_rate_table,
|
|
|
|
|
|
+ .table = gxl_gp0_pll_params_table,
|
|
.init_regs = gxl_gp0_init_regs,
|
|
.init_regs = gxl_gp0_init_regs,
|
|
.init_count = ARRAY_SIZE(gxl_gp0_init_regs),
|
|
.init_count = ARRAY_SIZE(gxl_gp0_init_regs),
|
|
},
|
|
},
|