|
@@ -55,17 +55,17 @@
|
|
|
#define RX_DESC2_ADDRESS_VIRT 4
|
|
|
|
|
|
#define TX_DESC_NUM 64
|
|
|
-#define TX_DESC_NUM_MASK (TX_DESC_NUM-1)
|
|
|
+#define TX_DESC_NUM_MASK (TX_DESC_NUM - 1)
|
|
|
#define TX_NEXT(N) (((N) + 1) & (TX_DESC_NUM_MASK))
|
|
|
#define TX_BUF_SIZE 1600
|
|
|
-#define TX_BUF_SIZE_MAX (TX_DESC1_BUF_SIZE_MASK+1)
|
|
|
+#define TX_BUF_SIZE_MAX (TX_DESC1_BUF_SIZE_MASK + 1)
|
|
|
#define TX_WAKE_THRESHOLD 16
|
|
|
|
|
|
#define RX_DESC_NUM 64
|
|
|
-#define RX_DESC_NUM_MASK (RX_DESC_NUM-1)
|
|
|
+#define RX_DESC_NUM_MASK (RX_DESC_NUM - 1)
|
|
|
#define RX_NEXT(N) (((N) + 1) & (RX_DESC_NUM_MASK))
|
|
|
#define RX_BUF_SIZE 1600
|
|
|
-#define RX_BUF_SIZE_MAX (RX_DESC1_BUF_SIZE_MASK+1)
|
|
|
+#define RX_BUF_SIZE_MAX (RX_DESC1_BUF_SIZE_MASK + 1)
|
|
|
|
|
|
#define REG_INTERRUPT_STATUS 0
|
|
|
#define REG_INTERRUPT_MASK 4
|