|
@@ -3403,15 +3403,14 @@ void i40e_irq_dynamic_disable_icr0(struct i40e_pf *pf)
|
|
|
/**
|
|
|
* i40e_irq_dynamic_enable_icr0 - Enable default interrupt generation for icr0
|
|
|
* @pf: board private structure
|
|
|
- * @clearpba: true when all pending interrupt events should be cleared
|
|
|
**/
|
|
|
-void i40e_irq_dynamic_enable_icr0(struct i40e_pf *pf, bool clearpba)
|
|
|
+void i40e_irq_dynamic_enable_icr0(struct i40e_pf *pf)
|
|
|
{
|
|
|
struct i40e_hw *hw = &pf->hw;
|
|
|
u32 val;
|
|
|
|
|
|
val = I40E_PFINT_DYN_CTL0_INTENA_MASK |
|
|
|
- (clearpba ? I40E_PFINT_DYN_CTL0_CLEARPBA_MASK : 0) |
|
|
|
+ I40E_PFINT_DYN_CTL0_CLEARPBA_MASK |
|
|
|
(I40E_ITR_NONE << I40E_PFINT_DYN_CTL0_ITR_INDX_SHIFT);
|
|
|
|
|
|
wr32(hw, I40E_PFINT_DYN_CTL0, val);
|
|
@@ -3597,7 +3596,7 @@ static int i40e_vsi_enable_irq(struct i40e_vsi *vsi)
|
|
|
for (i = 0; i < vsi->num_q_vectors; i++)
|
|
|
i40e_irq_dynamic_enable(vsi, i);
|
|
|
} else {
|
|
|
- i40e_irq_dynamic_enable_icr0(pf, true);
|
|
|
+ i40e_irq_dynamic_enable_icr0(pf);
|
|
|
}
|
|
|
|
|
|
i40e_flush(&pf->hw);
|
|
@@ -3746,7 +3745,7 @@ enable_intr:
|
|
|
wr32(hw, I40E_PFINT_ICR0_ENA, ena_mask);
|
|
|
if (!test_bit(__I40E_DOWN, pf->state)) {
|
|
|
i40e_service_event_schedule(pf);
|
|
|
- i40e_irq_dynamic_enable_icr0(pf, false);
|
|
|
+ i40e_irq_dynamic_enable_icr0(pf);
|
|
|
}
|
|
|
|
|
|
return ret;
|
|
@@ -8455,7 +8454,7 @@ static int i40e_setup_misc_vector(struct i40e_pf *pf)
|
|
|
|
|
|
i40e_flush(hw);
|
|
|
|
|
|
- i40e_irq_dynamic_enable_icr0(pf, true);
|
|
|
+ i40e_irq_dynamic_enable_icr0(pf);
|
|
|
|
|
|
return err;
|
|
|
}
|