|
@@ -50,12 +50,6 @@ intel_uncore_forcewake_domain_to_str(const enum forcewake_domain_id id)
|
|
|
return "unknown";
|
|
|
}
|
|
|
|
|
|
-static void
|
|
|
-assert_device_not_suspended(struct drm_i915_private *dev_priv)
|
|
|
-{
|
|
|
- WARN_ONCE(dev_priv->pm.suspended, "Device suspended\n");
|
|
|
-}
|
|
|
-
|
|
|
static inline void
|
|
|
fw_domain_reset(const struct intel_uncore_forcewake_domain *d)
|
|
|
{
|
|
@@ -235,7 +229,7 @@ static void intel_uncore_fw_release_timer(unsigned long arg)
|
|
|
struct intel_uncore_forcewake_domain *domain = (void *)arg;
|
|
|
unsigned long irqflags;
|
|
|
|
|
|
- assert_device_not_suspended(domain->i915);
|
|
|
+ assert_rpm_device_not_suspended(domain->i915);
|
|
|
|
|
|
spin_lock_irqsave(&domain->i915->uncore.lock, irqflags);
|
|
|
if (WARN_ON(domain->wake_count == 0))
|
|
@@ -627,7 +621,7 @@ hsw_unclaimed_reg_detect(struct drm_i915_private *dev_priv)
|
|
|
|
|
|
#define GEN2_READ_HEADER(x) \
|
|
|
u##x val = 0; \
|
|
|
- assert_device_not_suspended(dev_priv);
|
|
|
+ assert_rpm_wakelock_held(dev_priv);
|
|
|
|
|
|
#define GEN2_READ_FOOTER \
|
|
|
trace_i915_reg_rw(false, reg, val, sizeof(val), trace); \
|
|
@@ -669,7 +663,7 @@ __gen2_read(64)
|
|
|
u32 offset = i915_mmio_reg_offset(reg); \
|
|
|
unsigned long irqflags; \
|
|
|
u##x val = 0; \
|
|
|
- assert_device_not_suspended(dev_priv); \
|
|
|
+ assert_rpm_wakelock_held(dev_priv); \
|
|
|
spin_lock_irqsave(&dev_priv->uncore.lock, irqflags)
|
|
|
|
|
|
#define GEN6_READ_FOOTER \
|
|
@@ -802,7 +796,7 @@ __gen6_read(64)
|
|
|
#define VGPU_READ_HEADER(x) \
|
|
|
unsigned long irqflags; \
|
|
|
u##x val = 0; \
|
|
|
- assert_device_not_suspended(dev_priv); \
|
|
|
+ assert_rpm_device_not_suspended(dev_priv); \
|
|
|
spin_lock_irqsave(&dev_priv->uncore.lock, irqflags)
|
|
|
|
|
|
#define VGPU_READ_FOOTER \
|
|
@@ -829,7 +823,7 @@ __vgpu_read(64)
|
|
|
|
|
|
#define GEN2_WRITE_HEADER \
|
|
|
trace_i915_reg_rw(true, reg, val, sizeof(val), trace); \
|
|
|
- assert_device_not_suspended(dev_priv); \
|
|
|
+ assert_rpm_wakelock_held(dev_priv); \
|
|
|
|
|
|
#define GEN2_WRITE_FOOTER
|
|
|
|
|
@@ -869,7 +863,7 @@ __gen2_write(64)
|
|
|
u32 offset = i915_mmio_reg_offset(reg); \
|
|
|
unsigned long irqflags; \
|
|
|
trace_i915_reg_rw(true, reg, val, sizeof(val), trace); \
|
|
|
- assert_device_not_suspended(dev_priv); \
|
|
|
+ assert_rpm_wakelock_held(dev_priv); \
|
|
|
spin_lock_irqsave(&dev_priv->uncore.lock, irqflags)
|
|
|
|
|
|
#define GEN6_WRITE_FOOTER \
|
|
@@ -1045,7 +1039,7 @@ __gen6_write(64)
|
|
|
#define VGPU_WRITE_HEADER \
|
|
|
unsigned long irqflags; \
|
|
|
trace_i915_reg_rw(true, reg, val, sizeof(val), trace); \
|
|
|
- assert_device_not_suspended(dev_priv); \
|
|
|
+ assert_rpm_device_not_suspended(dev_priv); \
|
|
|
spin_lock_irqsave(&dev_priv->uncore.lock, irqflags)
|
|
|
|
|
|
#define VGPU_WRITE_FOOTER \
|