|
@@ -938,11 +938,14 @@ static bool atombios_crtc_prepare_pll(struct drm_crtc *crtc, struct drm_display_
|
|
|
radeon_atombios_get_ppll_ss_info(rdev,
|
|
|
&radeon_crtc->ss,
|
|
|
ATOM_DP_SS_ID1);
|
|
|
- } else
|
|
|
+ } else {
|
|
|
radeon_crtc->ss_enabled =
|
|
|
radeon_atombios_get_ppll_ss_info(rdev,
|
|
|
&radeon_crtc->ss,
|
|
|
ATOM_DP_SS_ID1);
|
|
|
+ }
|
|
|
+ /* disable spread spectrum on DCE3 DP */
|
|
|
+ radeon_crtc->ss_enabled = false;
|
|
|
}
|
|
|
break;
|
|
|
case ATOM_ENCODER_MODE_LVDS:
|