|
@@ -218,15 +218,6 @@ void octeon_prepare_cpus(unsigned int max_cpus)
|
|
|
*/
|
|
|
static void octeon_smp_finish(void)
|
|
|
{
|
|
|
-#ifdef CONFIG_CAVIUM_GDB
|
|
|
- unsigned long tmp;
|
|
|
- /* Pulse MCD0 signal on Ctrl-C to stop all the cores. Also set the MCD0
|
|
|
- to be not masked by this core so we know the signal is received by
|
|
|
- someone */
|
|
|
- asm volatile ("dmfc0 %0, $22\n"
|
|
|
- "ori %0, %0, 0x9100\n" "dmtc0 %0, $22\n" : "=r" (tmp));
|
|
|
-#endif
|
|
|
-
|
|
|
octeon_user_io_init();
|
|
|
|
|
|
/* to generate the first CPU timer interrupt */
|
|
@@ -239,14 +230,6 @@ static void octeon_smp_finish(void)
|
|
|
*/
|
|
|
static void octeon_cpus_done(void)
|
|
|
{
|
|
|
-#ifdef CONFIG_CAVIUM_GDB
|
|
|
- unsigned long tmp;
|
|
|
- /* Pulse MCD0 signal on Ctrl-C to stop all the cores. Also set the MCD0
|
|
|
- to be not masked by this core so we know the signal is received by
|
|
|
- someone */
|
|
|
- asm volatile ("dmfc0 %0, $22\n"
|
|
|
- "ori %0, %0, 0x9100\n" "dmtc0 %0, $22\n" : "=r" (tmp));
|
|
|
-#endif
|
|
|
}
|
|
|
|
|
|
#ifdef CONFIG_HOTPLUG_CPU
|