|
@@ -442,6 +442,31 @@ static struct omap_hwmod am43xx_adc_tsc_hwmod = {
|
|
},
|
|
},
|
|
};
|
|
};
|
|
|
|
|
|
|
|
+static struct omap_hwmod_class_sysconfig am43xx_des_sysc = {
|
|
|
|
+ .rev_offs = 0x30,
|
|
|
|
+ .sysc_offs = 0x34,
|
|
|
|
+ .syss_offs = 0x38,
|
|
|
|
+ .sysc_flags = SYSS_HAS_RESET_STATUS,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_class am43xx_des_hwmod_class = {
|
|
|
|
+ .name = "des",
|
|
|
|
+ .sysc = &am43xx_des_sysc,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod am43xx_des_hwmod = {
|
|
|
|
+ .name = "des",
|
|
|
|
+ .class = &am43xx_des_hwmod_class,
|
|
|
|
+ .clkdm_name = "l3_clkdm",
|
|
|
|
+ .main_clk = "l3_gclk",
|
|
|
|
+ .prcm = {
|
|
|
|
+ .omap4 = {
|
|
|
|
+ .clkctrl_offs = AM43XX_CM_PER_DES_CLKCTRL_OFFSET,
|
|
|
|
+ .modulemode = MODULEMODE_SWCTRL,
|
|
|
|
+ },
|
|
|
|
+ },
|
|
|
|
+};
|
|
|
|
+
|
|
/* dss */
|
|
/* dss */
|
|
|
|
|
|
static struct omap_hwmod am43xx_dss_core_hwmod = {
|
|
static struct omap_hwmod am43xx_dss_core_hwmod = {
|
|
@@ -870,6 +895,13 @@ static struct omap_hwmod_ocp_if am43xx_l4_ls__vpfe1 = {
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
};
|
|
|
|
|
|
|
|
+static struct omap_hwmod_ocp_if am43xx_l3_main__des = {
|
|
|
|
+ .master = &am33xx_l3_main_hwmod,
|
|
|
|
+ .slave = &am43xx_des_hwmod,
|
|
|
|
+ .clk = "l3_gclk",
|
|
|
|
+ .user = OCP_USER_MPU,
|
|
|
|
+};
|
|
|
|
+
|
|
static struct omap_hwmod_ocp_if *am43xx_hwmod_ocp_ifs[] __initdata = {
|
|
static struct omap_hwmod_ocp_if *am43xx_hwmod_ocp_ifs[] __initdata = {
|
|
&am33xx_l4_wkup__synctimer,
|
|
&am33xx_l4_wkup__synctimer,
|
|
&am43xx_l4_ls__timer8,
|
|
&am43xx_l4_ls__timer8,
|
|
@@ -950,6 +982,7 @@ static struct omap_hwmod_ocp_if *am43xx_hwmod_ocp_ifs[] __initdata = {
|
|
&am33xx_cpgmac0__mdio,
|
|
&am33xx_cpgmac0__mdio,
|
|
&am33xx_l3_main__sha0,
|
|
&am33xx_l3_main__sha0,
|
|
&am33xx_l3_main__aes0,
|
|
&am33xx_l3_main__aes0,
|
|
|
|
+ &am43xx_l3_main__des,
|
|
&am43xx_l4_ls__ocp2scp0,
|
|
&am43xx_l4_ls__ocp2scp0,
|
|
&am43xx_l4_ls__ocp2scp1,
|
|
&am43xx_l4_ls__ocp2scp1,
|
|
&am43xx_l3_s__usbotgss0,
|
|
&am43xx_l3_s__usbotgss0,
|