|
@@ -903,19 +903,19 @@ mcr20a_irq_clean_complete(void *context)
|
|
|
|
|
|
switch (seq_state) {
|
|
|
/* TX IRQ, RX IRQ and SEQ IRQ */
|
|
|
- case (0x03):
|
|
|
+ case (DAR_IRQSTS1_TXIRQ | DAR_IRQSTS1_SEQIRQ):
|
|
|
if (lp->is_tx) {
|
|
|
lp->is_tx = 0;
|
|
|
dev_dbg(printdev(lp), "TX is done. No ACK\n");
|
|
|
mcr20a_handle_tx_complete(lp);
|
|
|
}
|
|
|
break;
|
|
|
- case (0x05):
|
|
|
+ case (DAR_IRQSTS1_RXIRQ | DAR_IRQSTS1_SEQIRQ):
|
|
|
/* rx is starting */
|
|
|
dev_dbg(printdev(lp), "RX is starting\n");
|
|
|
mcr20a_handle_rx(lp);
|
|
|
break;
|
|
|
- case (0x07):
|
|
|
+ case (DAR_IRQSTS1_RXIRQ | DAR_IRQSTS1_TXIRQ | DAR_IRQSTS1_SEQIRQ):
|
|
|
if (lp->is_tx) {
|
|
|
/* tx is done */
|
|
|
lp->is_tx = 0;
|
|
@@ -927,7 +927,7 @@ mcr20a_irq_clean_complete(void *context)
|
|
|
mcr20a_handle_rx(lp);
|
|
|
}
|
|
|
break;
|
|
|
- case (0x01):
|
|
|
+ case (DAR_IRQSTS1_SEQIRQ):
|
|
|
if (lp->is_tx) {
|
|
|
dev_dbg(printdev(lp), "TX is starting\n");
|
|
|
mcr20a_handle_tx(lp);
|