|
@@ -79,7 +79,7 @@ enum plane {
|
|
|
};
|
|
|
#define plane_name(p) ((p) + 'A')
|
|
|
|
|
|
-#define sprite_name(p, s) ((p) * INTEL_INFO(dev)->num_sprites + (s) + 'A')
|
|
|
+#define sprite_name(p, s) ((p) * INTEL_INFO(dev)->num_sprites[(p)] + (s) + 'A')
|
|
|
|
|
|
enum port {
|
|
|
PORT_A = 0,
|
|
@@ -159,7 +159,7 @@ enum hpd_pin {
|
|
|
I915_GEM_DOMAIN_VERTEX)
|
|
|
|
|
|
#define for_each_pipe(p) for ((p) = 0; (p) < INTEL_INFO(dev)->num_pipes; (p)++)
|
|
|
-#define for_each_sprite(p, s) for ((s) = 0; (s) < INTEL_INFO(dev)->num_sprites; (s)++)
|
|
|
+#define for_each_sprite(p, s) for ((s) = 0; (s) < INTEL_INFO(dev)->num_sprites[(p)]; (s)++)
|
|
|
|
|
|
#define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \
|
|
|
list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \
|
|
@@ -542,7 +542,7 @@ struct intel_uncore {
|
|
|
struct intel_device_info {
|
|
|
u32 display_mmio_offset;
|
|
|
u8 num_pipes:3;
|
|
|
- u8 num_sprites:2;
|
|
|
+ u8 num_sprites[I915_MAX_PIPES];
|
|
|
u8 gen;
|
|
|
u8 ring_mask; /* Rings supported by the HW */
|
|
|
DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG, SEP_SEMICOLON);
|