|
@@ -585,6 +585,11 @@
|
|
|
vopb_out: port {
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
+
|
|
|
+ vopb_out_hdmi: endpoint@0 {
|
|
|
+ reg = <0>;
|
|
|
+ remote-endpoint = <&hdmi_in_vopb>;
|
|
|
+ };
|
|
|
};
|
|
|
};
|
|
|
|
|
@@ -611,6 +616,11 @@
|
|
|
vopl_out: port {
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
+
|
|
|
+ vopl_out_hdmi: endpoint@0 {
|
|
|
+ reg = <0>;
|
|
|
+ remote-endpoint = <&hdmi_in_vopl>;
|
|
|
+ };
|
|
|
};
|
|
|
};
|
|
|
|
|
@@ -623,6 +633,33 @@
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
|
+ hdmi: hdmi@ff980000 {
|
|
|
+ compatible = "rockchip,rk3288-dw-hdmi";
|
|
|
+ reg = <0xff980000 0x20000>;
|
|
|
+ reg-io-width = <4>;
|
|
|
+ ddc-i2c-bus = <&i2c5>;
|
|
|
+ rockchip,grf = <&grf>;
|
|
|
+ interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ clocks = <&cru PCLK_HDMI_CTRL>, <&cru SCLK_HDMI_HDCP>;
|
|
|
+ clock-names = "iahb", "isfr";
|
|
|
+ status = "disabled";
|
|
|
+
|
|
|
+ ports {
|
|
|
+ hdmi_in: port {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ hdmi_in_vopb: endpoint@0 {
|
|
|
+ reg = <0>;
|
|
|
+ remote-endpoint = <&vopb_out_hdmi>;
|
|
|
+ };
|
|
|
+ hdmi_in_vopl: endpoint@1 {
|
|
|
+ reg = <1>;
|
|
|
+ remote-endpoint = <&vopl_out_hdmi>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
gic: interrupt-controller@ffc01000 {
|
|
|
compatible = "arm,gic-400";
|
|
|
interrupt-controller;
|