|
@@ -45,6 +45,8 @@
|
|
|
|
|
|
#define FIRST_LEGACY_IRQ 32
|
|
#define FIRST_LEGACY_IRQ 32
|
|
|
|
|
|
|
|
+#define SGI_MASK 0xFFFF
|
|
|
|
+
|
|
static int num_ictlrs;
|
|
static int num_ictlrs;
|
|
|
|
|
|
static void __iomem *ictlr_reg_base[] = {
|
|
static void __iomem *ictlr_reg_base[] = {
|
|
@@ -55,6 +57,19 @@ static void __iomem *ictlr_reg_base[] = {
|
|
IO_ADDRESS(TEGRA_QUINARY_ICTLR_BASE),
|
|
IO_ADDRESS(TEGRA_QUINARY_ICTLR_BASE),
|
|
};
|
|
};
|
|
|
|
|
|
|
|
+bool tegra_pending_sgi(void)
|
|
|
|
+{
|
|
|
|
+ u32 pending_set;
|
|
|
|
+ void __iomem *distbase = IO_ADDRESS(TEGRA_ARM_INT_DIST_BASE);
|
|
|
|
+
|
|
|
|
+ pending_set = readl_relaxed(distbase + GIC_DIST_PENDING_SET);
|
|
|
|
+
|
|
|
|
+ if (pending_set & SGI_MASK)
|
|
|
|
+ return true;
|
|
|
|
+
|
|
|
|
+ return false;
|
|
|
|
+}
|
|
|
|
+
|
|
static inline void tegra_irq_write_mask(unsigned int irq, unsigned long reg)
|
|
static inline void tegra_irq_write_mask(unsigned int irq, unsigned long reg)
|
|
{
|
|
{
|
|
void __iomem *base;
|
|
void __iomem *base;
|