|
@@ -140,17 +140,17 @@ static int mt7621_spi_prepare(struct spi_device *spi, unsigned int speed)
|
|
|
|
|
|
reg &= ~(MT7621_CPHA | MT7621_CPOL);
|
|
reg &= ~(MT7621_CPHA | MT7621_CPOL);
|
|
switch(spi->mode & (SPI_CPOL | SPI_CPHA)) {
|
|
switch(spi->mode & (SPI_CPOL | SPI_CPHA)) {
|
|
- case SPI_MODE_0:
|
|
|
|
- break;
|
|
|
|
- case SPI_MODE_1:
|
|
|
|
- reg |= MT7621_CPHA;
|
|
|
|
- break;
|
|
|
|
- case SPI_MODE_2:
|
|
|
|
- reg |= MT7621_CPOL;
|
|
|
|
- break;
|
|
|
|
- case SPI_MODE_3:
|
|
|
|
- reg |= MT7621_CPOL | MT7621_CPHA;
|
|
|
|
- break;
|
|
|
|
|
|
+ case SPI_MODE_0:
|
|
|
|
+ break;
|
|
|
|
+ case SPI_MODE_1:
|
|
|
|
+ reg |= MT7621_CPHA;
|
|
|
|
+ break;
|
|
|
|
+ case SPI_MODE_2:
|
|
|
|
+ reg |= MT7621_CPOL;
|
|
|
|
+ break;
|
|
|
|
+ case SPI_MODE_3:
|
|
|
|
+ reg |= MT7621_CPOL | MT7621_CPHA;
|
|
|
|
+ break;
|
|
}
|
|
}
|
|
mt7621_spi_write(rs, MT7621_SPI_MASTER, reg);
|
|
mt7621_spi_write(rs, MT7621_SPI_MASTER, reg);
|
|
|
|
|