|
@@ -4589,6 +4589,18 @@ static void gfx_v8_0_ring_emit_hdp_flush(struct amdgpu_ring *ring)
|
|
|
amdgpu_ring_write(ring, 0x20); /* poll interval */
|
|
|
}
|
|
|
|
|
|
+static void gfx_v8_0_ring_emit_hdp_invalidate(struct amdgpu_ring *ring)
|
|
|
+{
|
|
|
+ amdgpu_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, 3));
|
|
|
+ amdgpu_ring_write(ring, (WRITE_DATA_ENGINE_SEL(0) |
|
|
|
+ WRITE_DATA_DST_SEL(0) |
|
|
|
+ WR_CONFIRM));
|
|
|
+ amdgpu_ring_write(ring, mmHDP_DEBUG0);
|
|
|
+ amdgpu_ring_write(ring, 0);
|
|
|
+ amdgpu_ring_write(ring, 1);
|
|
|
+
|
|
|
+}
|
|
|
+
|
|
|
static void gfx_v8_0_ring_emit_ib_gfx(struct amdgpu_ring *ring,
|
|
|
struct amdgpu_ib *ib)
|
|
|
{
|
|
@@ -5030,6 +5042,7 @@ static const struct amdgpu_ring_funcs gfx_v8_0_ring_funcs_gfx = {
|
|
|
.emit_vm_flush = gfx_v8_0_ring_emit_vm_flush,
|
|
|
.emit_gds_switch = gfx_v8_0_ring_emit_gds_switch,
|
|
|
.emit_hdp_flush = gfx_v8_0_ring_emit_hdp_flush,
|
|
|
+ .emit_hdp_invalidate = gfx_v8_0_ring_emit_hdp_invalidate,
|
|
|
.test_ring = gfx_v8_0_ring_test_ring,
|
|
|
.test_ib = gfx_v8_0_ring_test_ib,
|
|
|
.insert_nop = amdgpu_ring_insert_nop,
|
|
@@ -5046,6 +5059,7 @@ static const struct amdgpu_ring_funcs gfx_v8_0_ring_funcs_compute = {
|
|
|
.emit_vm_flush = gfx_v8_0_ring_emit_vm_flush,
|
|
|
.emit_gds_switch = gfx_v8_0_ring_emit_gds_switch,
|
|
|
.emit_hdp_flush = gfx_v8_0_ring_emit_hdp_flush,
|
|
|
+ .emit_hdp_invalidate = gfx_v8_0_ring_emit_hdp_invalidate,
|
|
|
.test_ring = gfx_v8_0_ring_test_ring,
|
|
|
.test_ib = gfx_v8_0_ring_test_ib,
|
|
|
.insert_nop = amdgpu_ring_insert_nop,
|