|
@@ -8704,6 +8704,8 @@ i9xx_get_initial_plane_config(struct intel_crtc *crtc,
|
|
|
|
|
|
fb = &intel_fb->base;
|
|
fb = &intel_fb->base;
|
|
|
|
|
|
|
|
+ fb->dev = dev;
|
|
|
|
+
|
|
if (INTEL_GEN(dev_priv) >= 4) {
|
|
if (INTEL_GEN(dev_priv) >= 4) {
|
|
if (val & DISPPLANE_TILED) {
|
|
if (val & DISPPLANE_TILED) {
|
|
plane_config->tiling = I915_TILING_X;
|
|
plane_config->tiling = I915_TILING_X;
|
|
@@ -9734,6 +9736,8 @@ skylake_get_initial_plane_config(struct intel_crtc *crtc,
|
|
|
|
|
|
fb = &intel_fb->base;
|
|
fb = &intel_fb->base;
|
|
|
|
|
|
|
|
+ fb->dev = dev;
|
|
|
|
+
|
|
val = I915_READ(PLANE_CTL(pipe, 0));
|
|
val = I915_READ(PLANE_CTL(pipe, 0));
|
|
if (!(val & PLANE_CTL_ENABLE))
|
|
if (!(val & PLANE_CTL_ENABLE))
|
|
goto error;
|
|
goto error;
|
|
@@ -9846,6 +9850,8 @@ ironlake_get_initial_plane_config(struct intel_crtc *crtc,
|
|
|
|
|
|
fb = &intel_fb->base;
|
|
fb = &intel_fb->base;
|
|
|
|
|
|
|
|
+ fb->dev = dev;
|
|
|
|
+
|
|
if (INTEL_GEN(dev_priv) >= 4) {
|
|
if (INTEL_GEN(dev_priv) >= 4) {
|
|
if (val & DISPPLANE_TILED) {
|
|
if (val & DISPPLANE_TILED) {
|
|
plane_config->tiling = I915_TILING_X;
|
|
plane_config->tiling = I915_TILING_X;
|