|
@@ -38,6 +38,7 @@
|
|
|
compatible = "arm,cortex-a15";
|
|
|
reg = <0>;
|
|
|
cci-control-port = <&cci_control1>;
|
|
|
+ cpu-idle-states = <&CLUSTER_SLEEP_BIG>;
|
|
|
};
|
|
|
|
|
|
cpu1: cpu@1 {
|
|
@@ -45,6 +46,7 @@
|
|
|
compatible = "arm,cortex-a15";
|
|
|
reg = <1>;
|
|
|
cci-control-port = <&cci_control1>;
|
|
|
+ cpu-idle-states = <&CLUSTER_SLEEP_BIG>;
|
|
|
};
|
|
|
|
|
|
cpu2: cpu@2 {
|
|
@@ -52,6 +54,7 @@
|
|
|
compatible = "arm,cortex-a7";
|
|
|
reg = <0x100>;
|
|
|
cci-control-port = <&cci_control2>;
|
|
|
+ cpu-idle-states = <&CLUSTER_SLEEP_LITTLE>;
|
|
|
};
|
|
|
|
|
|
cpu3: cpu@3 {
|
|
@@ -59,6 +62,7 @@
|
|
|
compatible = "arm,cortex-a7";
|
|
|
reg = <0x101>;
|
|
|
cci-control-port = <&cci_control2>;
|
|
|
+ cpu-idle-states = <&CLUSTER_SLEEP_LITTLE>;
|
|
|
};
|
|
|
|
|
|
cpu4: cpu@4 {
|
|
@@ -66,6 +70,25 @@
|
|
|
compatible = "arm,cortex-a7";
|
|
|
reg = <0x102>;
|
|
|
cci-control-port = <&cci_control2>;
|
|
|
+ cpu-idle-states = <&CLUSTER_SLEEP_LITTLE>;
|
|
|
+ };
|
|
|
+
|
|
|
+ idle-states {
|
|
|
+ CLUSTER_SLEEP_BIG: cluster-sleep-big {
|
|
|
+ compatible = "arm,idle-state";
|
|
|
+ local-timer-stop;
|
|
|
+ entry-latency-us = <1000>;
|
|
|
+ exit-latency-us = <700>;
|
|
|
+ min-residency-us = <2000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ CLUSTER_SLEEP_LITTLE: cluster-sleep-little {
|
|
|
+ compatible = "arm,idle-state";
|
|
|
+ local-timer-stop;
|
|
|
+ entry-latency-us = <1000>;
|
|
|
+ exit-latency-us = <500>;
|
|
|
+ min-residency-us = <2500>;
|
|
|
+ };
|
|
|
};
|
|
|
};
|
|
|
|