|
@@ -903,14 +903,6 @@ static int gmc_v7_0_early_init(void *handle)
|
|
|
gmc_v7_0_set_gart_funcs(adev);
|
|
|
gmc_v7_0_set_irq_funcs(adev);
|
|
|
|
|
|
- if (adev->flags & AMD_IS_APU) {
|
|
|
- adev->mc.vram_type = AMDGPU_VRAM_TYPE_UNKNOWN;
|
|
|
- } else {
|
|
|
- u32 tmp = RREG32(mmMC_SEQ_MISC0);
|
|
|
- tmp &= MC_SEQ_MISC0__MT__MASK;
|
|
|
- adev->mc.vram_type = gmc_v7_0_convert_vram_type(tmp);
|
|
|
- }
|
|
|
-
|
|
|
return 0;
|
|
|
}
|
|
|
|
|
@@ -927,6 +919,14 @@ static int gmc_v7_0_sw_init(void *handle)
|
|
|
int dma_bits;
|
|
|
struct amdgpu_device *adev = (struct amdgpu_device *)handle;
|
|
|
|
|
|
+ if (adev->flags & AMD_IS_APU) {
|
|
|
+ adev->mc.vram_type = AMDGPU_VRAM_TYPE_UNKNOWN;
|
|
|
+ } else {
|
|
|
+ u32 tmp = RREG32(mmMC_SEQ_MISC0);
|
|
|
+ tmp &= MC_SEQ_MISC0__MT__MASK;
|
|
|
+ adev->mc.vram_type = gmc_v7_0_convert_vram_type(tmp);
|
|
|
+ }
|
|
|
+
|
|
|
r = amdgpu_irq_add_id(adev, 146, &adev->mc.vm_fault);
|
|
|
if (r)
|
|
|
return r;
|