|
@@ -774,20 +774,6 @@ static int sata_fsl_port_start(struct ata_port *ap)
|
|
|
VPRINTK("HControl = 0x%x\n", ioread32(hcr_base + HCONTROL));
|
|
|
VPRINTK("CHBA = 0x%x\n", ioread32(hcr_base + CHBA));
|
|
|
|
|
|
-#ifdef CONFIG_MPC8315_DS
|
|
|
- /*
|
|
|
- * Workaround for 8315DS board 3gbps link-up issue,
|
|
|
- * currently limit SATA port to GEN1 speed
|
|
|
- */
|
|
|
- sata_fsl_scr_read(&ap->link, SCR_CONTROL, &temp);
|
|
|
- temp &= ~(0xF << 4);
|
|
|
- temp |= (0x1 << 4);
|
|
|
- sata_fsl_scr_write(&ap->link, SCR_CONTROL, temp);
|
|
|
-
|
|
|
- sata_fsl_scr_read(&ap->link, SCR_CONTROL, &temp);
|
|
|
- dev_warn(dev, "scr_control, speed limited to %x\n", temp);
|
|
|
-#endif
|
|
|
-
|
|
|
return 0;
|
|
|
}
|
|
|
|