|
@@ -325,6 +325,13 @@ static int amdgpu_info_ioctl(struct drm_device *dev, void *data, struct drm_file
|
|
|
ib_start_alignment = AMDGPU_GPU_PAGE_SIZE;
|
|
|
ib_size_alignment = 16;
|
|
|
break;
|
|
|
+ case AMDGPU_HW_IP_VCN_ENC:
|
|
|
+ type = AMD_IP_BLOCK_TYPE_VCN;
|
|
|
+ for (i = 0; i < adev->vcn.num_enc_rings; i++)
|
|
|
+ ring_mask |= ((adev->vcn.ring_enc[i].ready ? 1 : 0) << i);
|
|
|
+ ib_start_alignment = AMDGPU_GPU_PAGE_SIZE;
|
|
|
+ ib_size_alignment = 1;
|
|
|
+ break;
|
|
|
default:
|
|
|
return -EINVAL;
|
|
|
}
|
|
@@ -368,6 +375,7 @@ static int amdgpu_info_ioctl(struct drm_device *dev, void *data, struct drm_file
|
|
|
type = AMD_IP_BLOCK_TYPE_UVD;
|
|
|
break;
|
|
|
case AMDGPU_HW_IP_VCN_DEC:
|
|
|
+ case AMDGPU_HW_IP_VCN_ENC:
|
|
|
type = AMD_IP_BLOCK_TYPE_VCN;
|
|
|
break;
|
|
|
default:
|