|
@@ -1194,10 +1194,10 @@
|
|
|
#define TX_PWR_CFG_3_MCS13 FIELD32(0x000000f0)
|
|
|
#define TX_PWR_CFG_3_MCS14 FIELD32(0x00000f00)
|
|
|
#define TX_PWR_CFG_3_MCS15 FIELD32(0x0000f000)
|
|
|
-#define TX_PWR_CFG_3_UKNOWN1 FIELD32(0x000f0000)
|
|
|
-#define TX_PWR_CFG_3_UKNOWN2 FIELD32(0x00f00000)
|
|
|
-#define TX_PWR_CFG_3_UKNOWN3 FIELD32(0x0f000000)
|
|
|
-#define TX_PWR_CFG_3_UKNOWN4 FIELD32(0xf0000000)
|
|
|
+#define TX_PWR_CFG_3_UNKNOWN1 FIELD32(0x000f0000)
|
|
|
+#define TX_PWR_CFG_3_UNKNOWN2 FIELD32(0x00f00000)
|
|
|
+#define TX_PWR_CFG_3_UNKNOWN3 FIELD32(0x0f000000)
|
|
|
+#define TX_PWR_CFG_3_UNKNOWN4 FIELD32(0xf0000000)
|
|
|
/* bits for 3T devices */
|
|
|
#define TX_PWR_CFG_3_MCS12_CH0 FIELD32(0x0000000f)
|
|
|
#define TX_PWR_CFG_3_MCS12_CH1 FIELD32(0x000000f0)
|
|
@@ -1217,10 +1217,10 @@
|
|
|
* TX_PWR_CFG_4:
|
|
|
*/
|
|
|
#define TX_PWR_CFG_4 0x1324
|
|
|
-#define TX_PWR_CFG_4_UKNOWN5 FIELD32(0x0000000f)
|
|
|
-#define TX_PWR_CFG_4_UKNOWN6 FIELD32(0x000000f0)
|
|
|
-#define TX_PWR_CFG_4_UKNOWN7 FIELD32(0x00000f00)
|
|
|
-#define TX_PWR_CFG_4_UKNOWN8 FIELD32(0x0000f000)
|
|
|
+#define TX_PWR_CFG_4_UNKNOWN5 FIELD32(0x0000000f)
|
|
|
+#define TX_PWR_CFG_4_UNKNOWN6 FIELD32(0x000000f0)
|
|
|
+#define TX_PWR_CFG_4_UNKNOWN7 FIELD32(0x00000f00)
|
|
|
+#define TX_PWR_CFG_4_UNKNOWN8 FIELD32(0x0000f000)
|
|
|
/* bits for 3T devices */
|
|
|
#define TX_PWR_CFG_4_STBC4_CH0 FIELD32(0x0000000f)
|
|
|
#define TX_PWR_CFG_4_STBC4_CH1 FIELD32(0x000000f0)
|