|
@@ -69,14 +69,6 @@
|
|
|
#include "iwl-prph.h"
|
|
|
|
|
|
|
|
|
-static inline void iwl_scd_txq_set_inactive(struct iwl_trans *trans,
|
|
|
- u16 txq_id)
|
|
|
-{
|
|
|
- iwl_write_prph(trans, SCD_QUEUE_STATUS_BITS(txq_id),
|
|
|
- (0 << SCD_QUEUE_STTS_REG_POS_ACTIVE)|
|
|
|
- (1 << SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN));
|
|
|
-}
|
|
|
-
|
|
|
static inline void iwl_scd_txq_set_chain(struct iwl_trans *trans,
|
|
|
u16 txq_id)
|
|
|
{
|
|
@@ -115,4 +107,37 @@ static inline void iwl_scd_enable_set_active(struct iwl_trans *trans,
|
|
|
{
|
|
|
iwl_write_prph(trans, SCD_EN_CTRL, value);
|
|
|
}
|
|
|
+
|
|
|
+static inline unsigned int SCD_QUEUE_WRPTR(unsigned int chnl)
|
|
|
+{
|
|
|
+ if (chnl < 20)
|
|
|
+ return SCD_BASE + 0x18 + chnl * 4;
|
|
|
+ WARN_ON_ONCE(chnl >= 32);
|
|
|
+ return SCD_BASE + 0x284 + (chnl - 20) * 4;
|
|
|
+}
|
|
|
+
|
|
|
+static inline unsigned int SCD_QUEUE_RDPTR(unsigned int chnl)
|
|
|
+{
|
|
|
+ if (chnl < 20)
|
|
|
+ return SCD_BASE + 0x68 + chnl * 4;
|
|
|
+ WARN_ON_ONCE(chnl >= 32);
|
|
|
+ return SCD_BASE + 0x2B4 + chnl * 4;
|
|
|
+}
|
|
|
+
|
|
|
+static inline unsigned int SCD_QUEUE_STATUS_BITS(unsigned int chnl)
|
|
|
+{
|
|
|
+ if (chnl < 20)
|
|
|
+ return SCD_BASE + 0x10c + chnl * 4;
|
|
|
+ WARN_ON_ONCE(chnl >= 32);
|
|
|
+ return SCD_BASE + 0x334 + chnl * 4;
|
|
|
+}
|
|
|
+
|
|
|
+static inline void iwl_scd_txq_set_inactive(struct iwl_trans *trans,
|
|
|
+ u16 txq_id)
|
|
|
+{
|
|
|
+ iwl_write_prph(trans, SCD_QUEUE_STATUS_BITS(txq_id),
|
|
|
+ (0 << SCD_QUEUE_STTS_REG_POS_ACTIVE)|
|
|
|
+ (1 << SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN));
|
|
|
+}
|
|
|
+
|
|
|
#endif
|