|
@@ -265,6 +265,7 @@ int __init mx35_clocks_init(void)
|
|
clk_prepare_enable(clk[iim_gate]);
|
|
clk_prepare_enable(clk[iim_gate]);
|
|
clk_prepare_enable(clk[emi_gate]);
|
|
clk_prepare_enable(clk[emi_gate]);
|
|
clk_prepare_enable(clk[max_gate]);
|
|
clk_prepare_enable(clk[max_gate]);
|
|
|
|
+ clk_prepare_enable(clk[iomuxc_gate]);
|
|
|
|
|
|
/*
|
|
/*
|
|
* SCC is needed to boot via mmc after a watchdog reset. The clock code
|
|
* SCC is needed to boot via mmc after a watchdog reset. The clock code
|