|
@@ -111,6 +111,13 @@
|
|
compatible = "mmc-pwrseq-emmc";
|
|
compatible = "mmc-pwrseq-emmc";
|
|
reset-gpios = <&gpio BOOT_9 GPIO_ACTIVE_LOW>;
|
|
reset-gpios = <&gpio BOOT_9 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
+
|
|
|
|
+ wifi32k: wifi32k {
|
|
|
|
+ compatible = "pwm-clock";
|
|
|
|
+ #clock-cells = <0>;
|
|
|
|
+ clock-frequency = <32768>;
|
|
|
|
+ pwms = <&pwm_ef 0 30518 0>; /* PWM_E at 32.768KHz */
|
|
|
|
+ };
|
|
};
|
|
};
|
|
|
|
|
|
/* This UART is brought out to the DB9 connector */
|
|
/* This UART is brought out to the DB9 connector */
|
|
@@ -205,3 +212,11 @@
|
|
vmmc-supply = <&vcc_3v3>;
|
|
vmmc-supply = <&vcc_3v3>;
|
|
vqmmc-supply = <&vddio_boot>;
|
|
vqmmc-supply = <&vddio_boot>;
|
|
};
|
|
};
|
|
|
|
+
|
|
|
|
+&pwm_ef {
|
|
|
|
+ status = "okay";
|
|
|
|
+ pinctrl-0 = <&pwm_e_pins>;
|
|
|
|
+ pinctrl-names = "default";
|
|
|
|
+ clocks = <&clkc CLKID_FCLK_DIV4>;
|
|
|
|
+ clock-names = "clkin0";
|
|
|
|
+};
|