|
@@ -2465,9 +2465,10 @@ static int ath10k_pci_wait_for_target_init(struct ath10k *ar)
|
|
|
|
|
|
if (ar_pci->num_msi_intrs == 0)
|
|
if (ar_pci->num_msi_intrs == 0)
|
|
/* Fix potential race by repeating CORE_BASE writes */
|
|
/* Fix potential race by repeating CORE_BASE writes */
|
|
- ath10k_pci_soc_write32(ar, PCIE_INTR_ENABLE_ADDRESS,
|
|
|
|
- PCIE_INTR_FIRMWARE_MASK |
|
|
|
|
- PCIE_INTR_CE_MASK_ALL);
|
|
|
|
|
|
+ ath10k_pci_write32(ar, SOC_CORE_BASE_ADDRESS +
|
|
|
|
+ PCIE_INTR_ENABLE_ADDRESS,
|
|
|
|
+ PCIE_INTR_FIRMWARE_MASK |
|
|
|
|
+ PCIE_INTR_CE_MASK_ALL);
|
|
|
|
|
|
mdelay(10);
|
|
mdelay(10);
|
|
} while (time_before(jiffies, timeout));
|
|
} while (time_before(jiffies, timeout));
|