|
@@ -18,6 +18,7 @@
|
|
|
|
|
|
#define SCU_CTRL 0x00
|
|
|
#define SCU_ENABLE (1 << 0)
|
|
|
+#define SCU_STANDBY_ENABLE (1 << 5)
|
|
|
#define SCU_CONFIG 0x04
|
|
|
#define SCU_CPU_STATUS 0x08
|
|
|
#define SCU_INVALIDATE 0x0c
|
|
@@ -55,6 +56,12 @@ void scu_enable(void __iomem *scu_base)
|
|
|
return;
|
|
|
|
|
|
scu_ctrl |= SCU_ENABLE;
|
|
|
+
|
|
|
+ /* Cortex-A9 earlier than r2p0 has no standby bit in SCU */
|
|
|
+ if ((read_cpuid_id() & 0xff0ffff0) == 0x410fc090 &&
|
|
|
+ (read_cpuid_id() & 0x00f0000f) >= 0x00200000)
|
|
|
+ scu_ctrl |= SCU_STANDBY_ENABLE;
|
|
|
+
|
|
|
writel_relaxed(scu_ctrl, scu_base + SCU_CTRL);
|
|
|
|
|
|
/*
|